Member since: 4 years
Educational Institution: UET University
Country: Pakistan
Figure: 3 = Implementation of the 4-bit shift register with parallel load
Figure: 3 = Implementation of the 4-bit shift register with parallel loadLab 14 - BCD Counter
Lab 14 - BCD Counter6 BIT Comparator
6 BIT Comparator4 BIT Comparator
4 BIT ComparatorSR - LATCH
SR - LATCHSR-LATCH WITH CONTROL
SR-LATCH WITH CONTROLS'R' - LATCH
S'R' - LATCHD - LATCH
D - LATCHLAB 13
LAB 134 bit ripple counter
4 bit ripple counterFigure: 01 = Simplest 4-bit Shift Register
Figure: 01 = Simplest 4-bit Shift RegisterLab 14 -2 , Upto - 5 - Counter
Lab 14 -2 , Upto - 5 - Counter