Member since: 2 months
Educational Institution: Not Entered
Country: Not Entered
EXP NO -01 VERFICATION OF LOGIC GATES
EXP NO -01 VERFICATION OF LOGIC GATESEXP NO -04 DESIGN OF ADDER AND SUBSTRACTOR OF CIRCUITS
EXP NO -04 DESIGN OF ADDER AND SUBSTRACTOR OF CIRCUITSEXP NO -2 VERFICATION OF BOOLEAN LAWS
EXP NO -2 VERFICATION OF BOOLEAN LAWSEXP NO -03 DESIGN OF COMBINATIONAL CIRCUIT
EXP NO -03 DESIGN OF COMBINATIONAL CIRCUITEXP NO -05
EXP NO -05EXP-07
EXP-07EXP NO -08 DESIGN OF MULTIPLEXER AND DEMULTIPLEXER
EXP NO -08 DESIGN OF MULTIPLEXER AND DEMULTIPLEXEREXP NO -06
EXP NO -06EXP NO -03 DESIGN OF COMBINATIONAL CIRCUIT
EXP NO -03 DESIGN OF COMBINATIONAL CIRCUITEXP-6 DESIGN MUX AND DEMUX
EXP-6 DESIGN MUX AND DEMUX