project.name

Sudhi

Member since: 4 years

Educational Institution: Not Entered

Country: Not Entered

Experiment no:10

Experiment no:10
Public
project.name

Priority Encoder

Priority Encoder
Public
project.name

trial

trial
Public
project.name

D FLIP FLOP

D FLIP FLOP
Public
project.name

Flip flop

Flip flop
Public
project.name

Untitled

Untitled
Public
project.name

PART A) mod 14 up counter

PART A) mod 14 up counter
Public
project.name

half adder

half adder
Public
project.name

and_gate

and_gate
Public
project.name

Half-adder

Half-adder
Public
project.name

Digital

Digital
Public
project.name

Day-1

Day-1
Public
project.name

De-Morgan's Law

De-Morgan's Law
Public
project.name

1

1
Public
project.name

Full adder and Half adder

Full adder and Half adder
Public
project.name

Experiment no:1

Experiment no:1
Public
project.name

Full adder using half adder

Full adder using half adder
Public
project.name

4 BIT FULL ADDER

4 BIT FULL ADDER
Public
project.name

S

S
Public
project.name

Digital

Digital
Public
project.name

Untitled

Untitled
Public
project.name
No result image
Sudhi doesn't have any favourites.

Realize Half adder using (a) basic gates

Realize Half adder using (a) basic gates
Public
project.name

BASIC GATES

BASIC GATES
Public
project.name

HALF ADDER

HALF ADDER
Public
project.name