Member since: 3 months
Educational Institution: Presidency University, Bangalore
Country: India
BASIC GATES
BASIC GATESEXPERIMENT NO.4
EXPERIMENT NO.4EXPERIMENT NO.5
EXPERIMENT NO.5EXPERIMENT NO.2
EXPERIMENT NO.2Ex: 7 Implementation of gates using 2X1 multiplexer
Ex: 7 Implementation of gates using 2X1 multiplexerEXPERIMENT NO.6(DESIGN OF MULTIPLEXER AND DE-MULTIPLEXER)
EXPERIMENT NO.6(DESIGN OF MULTIPLEXER AND DE-MULTIPLEXER)EXPERIMENT NO.1(VERIFICATION OF LOGIC GATES)
EXPERIMENT NO.1(VERIFICATION OF LOGIC GATES)EXPERIMENT NO.4 ( HALF ADDER & SUBTRACTOR)
EXPERIMENT NO.4 ( HALF ADDER & SUBTRACTOR)EXPERIMENT NO. 4 (FULL ADDER & FULL SUBTRACTOR)
EXPERIMENT NO. 4 (FULL ADDER & FULL SUBTRACTOR)EXPT NO.4
EXPT NO.4EXPERIMENT NO.3
EXPERIMENT NO.3Impliment J-K Flip Flop
Impliment J-K Flip Flop3 BIT UP COUNTER USING J-K FLIP FLOP
3 BIT UP COUNTER USING J-K FLIP FLOPDigital circuit Simulator online
Digital circuit Simulator onlineEXPERIMENT NO.6(DESIGN OF MULTIPLEXER AND DE-MULTIPLEXER)
EXPERIMENT NO.6(DESIGN OF MULTIPLEXER AND DE-MULTIPLEXER)