project.name

SANIYA BANU2

Member since: 2 months

Educational Institution: Presidency University

Country: India

FULL ADDER USING 4:1 MUX

FULL ADDER USING 4:1 MUX
Public
project.name

EXPERIMENT 2

EXPERIMENT 2
Public
project.name

EXPERIMENT1

EXPERIMENT1
Public
project.name

EXPERIMENT 3

EXPERIMENT 3
Public
project.name

EXPERIMENT 4

EXPERIMENT 4
Public
project.name

EXPERIMENT 2

EXPERIMENT 2
Public
project.name

EXPERIMENT 6

EXPERIMENT 6
Public
project.name

1 AND 2-BIT MAGNITUDE COMPARATOR

1 AND 2-BIT MAGNITUDE COMPARATOR
Public
project.name

ENCODERS

ENCODERS
Public
project.name

3 bit counter

3 bit counter
Public
project.name

3:8 Decoder

3:8 Decoder
Public
project.name

4X1 MULTIPLEXER

4X1 MULTIPLEXER
Public
project.name

2 BIT COMPARATOR USING NAND GATES

2 BIT COMPARATOR USING NAND GATES
Public
project.name

2-Bit comparator using basic gates

2-Bit comparator using basic gates
Public
project.name

1 BIT COMPARATOR USING BASIC GATES

1 BIT COMPARATOR USING BASIC GATES
Public
project.name

J K FLIP FLOP USING NAND GATE

J K FLIP FLOP USING NAND GATE
Public
project.name

1 AND 2-BIT MAGNITUDE COMPARATOR

1 AND 2-BIT MAGNITUDE COMPARATOR
Public
project.name

J K FLIP FLOP USING NAND GATE

J K FLIP FLOP USING NAND GATE
Public
project.name
No result image
SANIYA BANU2 doesn't have any favourites.
No result image
SANIYA BANU2 is not a collaborator of any project.