project.name

Punith S

Member since: 4 months

Educational Institution: Presidency University, Bangalore, Itagalpura, Rajankunte ,Yelahanka

Country: India

one bit 5.1

one bit 5.1
Public
project.name
Fork View More

5.2

5.2
Public
project.name
Fork View More

5.3

5.3
Public
project.name
Fork View More

6.1

6.1
Public
project.name
Fork View More

6.2

6.2
Public
project.name
Fork View More

punith 2

punith 2
Public
project.name
Fork View More

4.3

4.3
Public
project.name
Fork View More

Verfication of logical system

Verfication of logical system
Public
project.name
Fork View More

EXPERIMENT 3

EXPERIMENT 3
Public
project.name
Fork View More

Verification of logic gates

Verification of logic gates
Public
project.name
Fork View More

EXPERIMENT 3.1

EXPERIMENT 3.1
Public
project.name
Fork View More

REALIZING ALL THE BASIC GATE USING NAND GATE ONLY

REALIZING ALL THE BASIC GATE USING NAND GATE ONLY
Public
project.name
Fork View More

realization of all basic gate using orv gate only

realization of all basic gate using orv gate only
Public
project.name
Fork View More

7.4&5

7.4&5
Public
project.name
Fork View More

4.2

4.2
Public
project.name
Fork View More

4.1

4.1
Public
project.name
Fork View More

7.6&7

7.6&7
Public
project.name
Fork View More

8.2

8.2
Public
project.name
Fork View More

7.1

7.1
Public
project.name
Fork View More

8.1

8.1
Public
project.name
Fork View More

8.3

8.3
Public
project.name
Fork View More
No result image
Punith S doesn't have any favourites.
No result image
Punith S is not a collaborator of any project.

Follow us on:

Facebook Logo Twitter Logo Linkedin Logo Youtube Logo Github Logo
Simulator
Learn
Blog
Examples
Log in
Documentation
Contribute
Teachers
About
Api
FAQ
Incubated From:

Copyright © 2025 CircuitVerse, All rights reserved.