project.name

SYEDS MOHAMMED DANIYAL

Member since: 4 months

Educational Institution: Not Entered

Country: Not Entered

experiment 2- verification of boolean law

experiment 2- verification of boolean law
Public
project.name
Fork View More

VERIFICATION OF LOGIC GATES

VERIFICATION OF LOGIC GATES
Public
project.name
Fork View More

DRIVE LOGIC GATES USING UNIVERSAL GATE

DRIVE LOGIC GATES USING UNIVERSAL GATE
Public
project.name
Fork View More

DESIGN OF COMBINATIONAL CIRCUITS

DESIGN OF COMBINATIONAL CIRCUITS
Public
project.name
Fork View More

EXP - 4

EXP - 4
Public
project.name
Fork View More

J - K FLIPFLOP USING NAND GATES

J - K FLIPFLOP USING NAND GATES
Public
project.name
Fork View More

EXP - 7

EXP - 7
Public
project.name
Fork View More

Experiment 5 DESIGN OF MAGNITUDE COMPARATOR

Experiment 5 DESIGN OF MAGNITUDE COMPARATOR
Public
project.name
Fork View More

Untitled

Untitled
Public
project.name
Fork View More

decoder

decoder
Public
project.name
Fork View More
No result image
SYEDS MOHAMMED DANIYAL doesn't have any favourites.
No result image
SYEDS MOHAMMED DANIYAL is not a collaborator of any project.

Follow us on:

Facebook Logo Twitter Logo Linkedin Logo Youtube Logo Github Logo
Simulator
Learn
Blog
Examples
Log in
Documentation
Contribute
Teachers
About
Api
FAQ
Incubated From:

Copyright © 2025 CircuitVerse, All rights reserved.