project.name

sujal singh

Member since: 5 months

Educational Institution: Not Entered

Country: Not Entered

Untitled

Untitled
Public
project.name

1;2 DEMULTIPLEXER

1;2 DEMULTIPLEXER
Public
project.name

1*2 DE MULTIPLEXER USING NAND GATE

1*2 DE MULTIPLEXER USING NAND GATE
Public
project.name

VARIFICATION OF BOOLEAN LAWS (2)

VARIFICATION OF BOOLEAN LAWS (2)
Public
project.name

varification of boolean laws

varification of boolean laws
Public
project.name

Untitled

Untitled
Public
project.name

EXPERIMENT NO 4

EXPERIMENT NO 4
Public
project.name

varification of boolean(3)

varification of boolean(3)
Public
project.name

EXPERIMENT 3

EXPERIMENT 3
Public
project.name

Experiment no 1

Experiment no 1
Public
project.name

EXPERIMENT NO 1(LEVEL 2)

EXPERIMENT NO 1(LEVEL 2)
Public
project.name

EXPERIMENT 1 LEVEL2

EXPERIMENT 1 LEVEL2
Public
project.name

3-bit Asynchronous up-counter using JK flip-flops

3-bit Asynchronous up-counter using JK flip-flops
Public
project.name

Implementation of gates using mux

Implementation of gates using mux
Public
project.name

Implementation of gates using mux

Implementation of gates using mux
Public
project.name

EXPERIMENT 7

EXPERIMENT 7
Public
project.name

EXPERIMENT 7(2)

EXPERIMENT 7(2)
Public
project.name

1 BIT USING BASIC GATES

1 BIT USING BASIC GATES
Public
project.name

JK Flip-Flop NAND

JK Flip-Flop NAND
Public
project.name