Member since: 3 months
Educational Institution: Presidency University, Bangalore
Country: India
First DG
First DGMONTHDGATE
MONTHDGATEExperiment 1
Experiment 1EXPERIMENT NO.2
EXPERIMENT NO.2EXPERIMENT NO. 3 ( LEVEL 2)
EXPERIMENT NO. 3 ( LEVEL 2)Verification of logic gates
Verification of logic gatesUntitled
UntitledVerification of logic gates
Verification of logic gatesVerification of logic gates
Verification of logic gatesVerification of logic gates
Verification of logic gatesExperimet No. 4
Experimet No. 4Untitled
UntitledUntitled
Untitledimplemetation
implemetationDesign of Half ADDER Circuit
Design of Half ADDER Circuitimplemetation gates
implemetation gatesUntitled
UntitledEXPERIMENT NO. 05 ( COMPARATOR)
EXPERIMENT NO. 05 ( COMPARATOR)2-Bit Comparator using NAND gate
2-Bit Comparator using NAND gateEX N0 : 05 (1-BIT MAGNITUDE COMPARATOR BASIC GATES)
EX N0 : 05 (1-BIT MAGNITUDE COMPARATOR BASIC GATES)1 bit basic gates
1 bit basic gatesEX NO 05 ( 2-BIT USING NAND GATE)
EX NO 05 ( 2-BIT USING NAND GATE)Experiment No : 06
Experiment No : 06