project.name

Ayush Tainwala

Member since: 4 months

Educational Institution: Not Entered

Country: Not Entered

Untitled

Untitled
Public
project.name

20241BCA0030

20241BCA0030
Public
project.name

Exp2

Exp2
Public
project.name

Exp2

Exp2
Public
project.name

Experiment 1

Experiment 1
Public
project.name

Untitled

Untitled
Public
project.name

Temp

Temp
Public
project.name

Untitled

Untitled
Public
project.name

20241BCA0069-5

20241BCA0069-5
Public
project.name

2-Bit Magnitude

2-Bit Magnitude
Public
project.name

IMPLEMENTATION OF LOGIC GATES USING 2x1 MUX

IMPLEMENTATION OF LOGIC GATES USING 2x1 MUX
Public
project.name

2-Bit Magnitude

2-Bit Magnitude
Public
project.name

1-Bit Magnitude

1-Bit Magnitude
Public
project.name

Mux and Demux

Mux and Demux
Public
project.name

IMPLEMENTATION OF LOGIC GATES USING 2x1 MUX

IMPLEMENTATION OF LOGIC GATES USING 2x1 MUX
Public
project.name

DECODERS

DECODERS
Public
project.name

ENCODERS

ENCODERS
Public
project.name

Synchronous 3-bit up counter

Synchronous 3-bit up counter
Public
project.name

JK

JK
Public
project.name

jk flip flops

jk flip flops
Public
project.name
No result image
Ayush Tainwala doesn't have any favourites.
No result image
Ayush Tainwala is not a collaborator of any project.