2 bit asynchronous down counter_1
0 Stars     5 Views    

Author: sreedevi

Project access type: Public

Description:

here during the positive edge of LSB nxt state is changing and since the available flipflop is positive trigger by default no need of inverter

Created: Jun 24, 2021

Updated: Jul 05, 2022


Comments

You must login before you can post a comment.