This circuit gives 2 clock signals. The higher one is to be used as the test signal for my frequency counter exercise, the lower one is to be used as the gate clock.

There are 2 inputs specifying how many test signal cycles per one gate clock in a BCD format, BCD0 is the ones place and the BCD1 is the tens place of that number.