Member since: 10 months
Educational Institution: Not Entered
Country: Not Entered
Experiment 1
Experiment 1Full Subtractor ( Experiment 5 )
Full Subtractor ( Experiment 5 )Half Subtractor (Experiment 5)
Half Subtractor (Experiment 5)Half Adder ( Experiment 4 )
Half Adder ( Experiment 4 )Full Adder ( Experiment 4 )
Full Adder ( Experiment 4 )Untitled
UntitledExperiment 3
Experiment 3SOP and POS ( Experiment 2 )
SOP and POS ( Experiment 2 )JK Flipflop using NOR gate
JK Flipflop using NOR gateS-R Flipflop using NOR gate
S-R Flipflop using NOR gateD Flipflop using NOR gate
D Flipflop using NOR gate10 experiment
10 experimentT Flipflop using NOR gate
T Flipflop using NOR gateEncoder
EncoderJ-K Flip-flop using NAND gates
J-K Flip-flop using NAND gatesT Flip-flop using NAND gates
T Flip-flop using NAND gatesD Flip-flop using NAND gates
D Flip-flop using NAND gates10 experiment
10 experimentRS flip-flop using NAND gates
RS flip-flop using NAND gates10 experiment
10 experiment2 to 4 Line Decoder
2 to 4 Line Decoder4x1 Multiplexer
4x1 Multiplexer1:4 Demultiplexer using logic gates
1:4 Demultiplexer using logic gates