Member since: 9 months
Educational Institution: Not Entered
Country: Not Entered
1*2 DeMultiplexer Using Basic And NAND Gate
1*2 DeMultiplexer Using Basic And NAND Gate2*1 Multiplexer Using Basic And NAND Gates
2*1 Multiplexer Using Basic And NAND GatesLEVEL-1[2] Exp-4
LEVEL-1[2] Exp-4DISTRIBUTIVE LAW
DISTRIBUTIVE LAWIDEMPOTENT LAW
IDEMPOTENT LAWANNULMENT LAW
ANNULMENT LAWIDENTITY LAW
IDENTITY LAWCOMPLEMENT LAW
COMPLEMENT LAWCOMMUTATIVE LAW
COMMUTATIVE LAWASSOCIATIVE LAW
ASSOCIATIVE LAWAssociative law
Associative lawSCENARIO-2
SCENARIO-2SCENARIO-1
SCENARIO-1ABSORPTION LAW
ABSORPTION LAW1-Bit Magnitude Comparator Using Only NAND Gate
1-Bit Magnitude Comparator Using Only NAND GateDemorgans1
Demorgans1DE- MORGAN'S2
DE- MORGAN'S2LEVEL-1 Exp-4
LEVEL-1 Exp-4LEVEL-1(2) Exp-4
LEVEL-1(2) Exp-4LEVEL-1 EXP-4
LEVEL-1 EXP-4Full adder using basic gates
Full adder using basic gatesFull Adder Using NAND Gate
Full Adder Using NAND GateFull Subtractor Using NAND Gate
Full Subtractor Using NAND GateFull Subtractor Using Basic Gates
Full Subtractor Using Basic Gates2-BIT MAGNITUDE COMPARATOR USING NAND GATE
2-BIT MAGNITUDE COMPARATOR USING NAND GATEBASIC GATES USING NOR
BASIC GATES USING NORCOMPLEMENT LAW
COMPLEMENT LAWUntitled1-Bit Magnitude Comparator Using Basic Gates
Untitled1-Bit Magnitude Comparator Using Basic Gates2-Bit Comparator Using Basic Gate
2-Bit Comparator Using Basic GateUNIVERSAL GATES
UNIVERSAL GATESCircuit Diagram of JK FlipFlop
Circuit Diagram of JK FlipFlopVERIFICATIONOF LOGIC GATE USING 2:1 MUX
VERIFICATIONOF LOGIC GATE USING 2:1 MUXBASIC GATES
BASIC GATESSPECIAL GATES
SPECIAL GATESHALF ADDER
HALF ADDERBASIC GATES USING NAND
BASIC GATES USING NANDBASIC GATES USING NOR
BASIC GATES USING NOR2-BIT USING BASIC GATES
2-BIT USING BASIC GATESDE MORGANS LAW
DE MORGANS LAWDISTRIBUTIVE LAW
DISTRIBUTIVE LAWFULL SUBTRACTOR
FULL SUBTRACTORIDENTITY LAW
IDENTITY LAW1-Bit Magnitude Comparator Using Only NAND Gate
1-Bit Magnitude Comparator Using Only NAND GateLEVEL-1 EXP-4
LEVEL-1 EXP-4ASSOCIATIVE LAW
ASSOCIATIVE LAWIDEMPOTENT LAW
IDEMPOTENT LAWDISTRIBUTIVE LAW
DISTRIBUTIVE LAWANNULMENT LAW
ANNULMENT LAWSCENARIO-2
SCENARIO-2Untitled1-Bit Magnitude Comparator Using Basic Gates
Untitled1-Bit Magnitude Comparator Using Basic GatesCOMPLEMENT LAW
COMPLEMENT LAWUNIVERSAL GATES
UNIVERSAL GATESXOR XNOR USING NAND NOR
XOR XNOR USING NAND NORCOMMUTATIVE LAW
COMMUTATIVE LAW2 BIT USING NAND
2 BIT USING NAND1-BIT COMPARATOR
1-BIT COMPARATORHALF SUBTRACTOR
HALF SUBTRACTORFULL ADDER
FULL ADDER2 BIT USING BASIC GATES IMP
2 BIT USING BASIC GATES IMPCOMPLEMENT LAW
COMPLEMENT LAWAssociative law
Associative lawASSOCIATIVE LAW
ASSOCIATIVE LAWSCENARIO-1
SCENARIO-1DE- MORGAN'S2
DE- MORGAN'S2LEVEL-1 Exp-4
LEVEL-1 Exp-42-BIT MAGNITUDE COMPARATOR USING NAND GATE
2-BIT MAGNITUDE COMPARATOR USING NAND GATEANNULMENT LAW
ANNULMENT LAWIDEMPOTENT LAW
IDEMPOTENT LAWIDENTITY LAW
IDENTITY LAWABSORPTION LAW
ABSORPTION LAWLEVEL-1(2) Exp-4
LEVEL-1(2) Exp-42-Bit Comparator Using Basic Gate
2-Bit Comparator Using Basic GateLEVEL1
LEVEL1DISTRIBUTIVE LAW
DISTRIBUTIVE LAWABSORPTION
ABSORPTIONLEVEL-1[2] Exp-4
LEVEL-1[2] Exp-4COMMUTATIVE LAW
COMMUTATIVE LAWDemorgans1
Demorgans1Full Subtractor Using NAND Gate
Full Subtractor Using NAND GateFull Subtractor Using Basic Gates
Full Subtractor Using Basic Gates