project.name

JINITH

Member since: 11 months

Educational Institution: PRESIDENCY UNIVERSITY , BANGALORE

Country: India

NAND GATES

NAND GATES
Public
project.name

NOR GATES

NOR GATES
Public
project.name

FULL ADDER

FULL ADDER
Public
project.name

HALF ADDER

HALF ADDER
Public
project.name

Experiment - 1

Experiment - 1
Public
project.name

Untitled

Untitled
Public
project.name

nand

nand
Public
project.name

EXPT - 3 LEVEL - 1

EXPT - 3 LEVEL - 1
Public
project.name

Untitled

Untitled
Public
project.name

2-bit comparator using NAND

2-bit comparator using NAND
Public
project.name

Untitled

Untitled
Public
project.name

Untitled

Untitled
Public
project.name

2 bit comparator

2 bit comparator
Public
project.name

FULL SUBTRACTOR

FULL SUBTRACTOR
Public
project.name

HALF SUBTRACTOR

HALF SUBTRACTOR
Public
project.name

1 bit comparator

1 bit comparator
Public
project.name

2-bit comparator using NAND

2-bit comparator using NAND
Public
project.name

IMPLEMENTATION OF BASIC GATES USING 2:1 MUX

IMPLEMENTATION OF BASIC GATES USING 2:1 MUX
Public
project.name

Design a 3-bit synchronous MOD-3 counter using JK - f/f

Design a 3-bit synchronous MOD-3 counter using JK - f/f
Public
project.name

JK Flip Flop using NAND Gate

JK Flip Flop using NAND Gate
Public
project.name
No result image
JINITH doesn't have any favourites.
No result image
JINITH is not a collaborator of any project.