Member since: 10 months
Educational Institution: Presidency University Bengaluru
Country: India
Full Adder Using Only NAND Gates
Full Adder Using Only NAND GatesFull Subtractor Using Only NAND Gates
Full Subtractor Using Only NAND GatesLogic Gates
Logic GatesEXP-6 :)
EXP-6 :)HALF SUBTRACTOR
HALF SUBTRACTORHalf Adder
Half AdderFull Adder using Basic gates
Full Adder using Basic gatesFull Subtractor Using Basic Gates
Full Subtractor Using Basic GatesImplementation of gates using NAND and NOR
Implementation of gates using NAND and NOREXP 2 LAWS
EXP 2 LAWSEXP 3
EXP 31 bit mohammad magnitude gate
1 bit mohammad magnitude gate2 bit magnitude nand and basic
2 bit magnitude nand and basic1 bit mohammad magnitude gate
1 bit mohammad magnitude gateExp-7(ii)
Exp-7(ii)Exp-7 (i)
Exp-7 (i)