project.name

vikas v

Member since: 10 months

Educational Institution: Not Entered

Country: Not Entered

EXPERIMENT 1 CIRCUIT 4

EXPERIMENT 1 CIRCUIT 4
Public
project.name

EXPERIMENT 1 CIRCUIT 1

EXPERIMENT 1 CIRCUIT 1
Public
project.name

Untitled

Untitled
Public
project.name

BINARY TO GREY

BINARY TO GREY
Public
project.name

designing of combinational circuits

designing of combinational circuits
Public
project.name

designing of combinational circuits 2

designing of combinational circuits 2
Public
project.name

BASIC BOOLEAN LAWS

BASIC BOOLEAN LAWS
Public
project.name

EXPERIMENT 1 CIRCUIT 3

EXPERIMENT 1 CIRCUIT 3
Public
project.name

EXPERIMENT 1 CIRCUIT 2

EXPERIMENT 1 CIRCUIT 2
Public
project.name

Untitled

Untitled
Public
project.name

shivanna vikas

shivanna vikas
Public
project.name

FULL ADDER USING 2- HALF ADDER (X-OR , NAND IMPLEMENTATION)

FULL ADDER USING 2- HALF ADDER (X-OR , NAND IMPLEMENTATION)
Public
project.name

COMPARATOR USING NAND GATES

COMPARATOR USING NAND GATES
Public
project.name

multipler question

multipler question
Public
project.name

Untitled

Untitled
Public
project.name

SEQUENTIAL CIRCUITS (CHARACTERISTIC TABLE OF FLIP FLOPS)

SEQUENTIAL CIRCUITS (CHARACTERISTIC TABLE OF FLIP FLOPS)
Public
project.name
No result image
vikas v doesn't have any favourites.
No result image
vikas v is not a collaborator of any project.