project.name

Ajith

Member since: 8 months

Educational Institution: Not Entered

Country: Not Entered

HALF ADDER

HALF ADDER
Public
project.name

FULL ADDER

FULL ADDER
Public
project.name

FULL ADDER

FULL ADDER
Public
project.name

XOR AND XNOR GATE BY USING NAND GATE

XOR AND XNOR GATE BY USING NAND GATE
Public
project.name

XOR AND XNOR GATE USING NOR GATE

XOR AND XNOR GATE USING NOR GATE
Public
project.name

Basic gates using NAND and NOR GATE

Basic gates using NAND and NOR GATE
Public
project.name

HALF SUBTRACTOR

HALF SUBTRACTOR
Public
project.name

DESIGN OF MULTIPLEXER AND DEMULTIPLEXER

DESIGN OF MULTIPLEXER AND DEMULTIPLEXER
Public
project.name

Untitled

Untitled
Public
project.name

EXP 1

EXP 1
Public
project.name

EXP 4

EXP 4
Public
project.name

Untitled

Untitled
Public
project.name

EXP 2

EXP 2
Public
project.name

EXP 3

EXP 3
Public
project.name

ajith

ajith
Public
project.name

DERIVED GATS

DERIVED GATS
Public
project.name

full subtractor

full subtractor
Public
project.name

BASIC GATES

BASIC GATES
Public
project.name

Universal gates

Universal gates
Public
project.name

Study of flip-flops

Study of flip-flops
Public
project.name
No result image
Ajith doesn't have any favourites.
No result image
Ajith is not a collaborator of any project.