project.name

Dhyey patel

Member since: 1 year

Educational Institution: Navrachana University

Country: India

1. Implementation using NAND gate :

1. Implementation using NAND gate :
Public
project.name

FULL ADDER AND SUBTRACTOR

FULL ADDER AND SUBTRACTOR
Public
project.name

Lab - 4

Lab - 4
Public
project.name

To verify De Morgan Throrem by Nand gate

To verify De Morgan Throrem by Nand gate
Public
project.name

2. Implementation using NOR gate

2. Implementation using NOR gate
Public
project.name

multiplexer

multiplexer
Public
project.name

Binary to Gray An Gray to Binary

Binary to Gray An Gray to Binary
Public
project.name

Demux by Dhyey patel

Demux by Dhyey patel
Public
project.name

FLIP FLOP Final

FLIP FLOP Final
Public
project.name

Binary to BCD

Binary to BCD
Public
project.name

Half adder & half subtractor

Half adder & half subtractor
Public
project.name

2-Bit and 3-Bit Counters

2-Bit and 3-Bit Counters
Public
project.name

Demultiplexer(DEMUX)

Demultiplexer(DEMUX)
Public
project.name

Counters final

Counters final
Public
project.name

Multiplexer using gates Final

Multiplexer using gates Final
Public
project.name