Member since: 1 year
Educational Institution: Navrachana University
Country: India
1. Implementation using NAND gate :
1. Implementation using NAND gate :FULL ADDER AND SUBTRACTOR
FULL ADDER AND SUBTRACTORLab - 4
Lab - 4To verify De Morgan Throrem by Nand gate
To verify De Morgan Throrem by Nand gate2. Implementation using NOR gate
2. Implementation using NOR gatemultiplexer
multiplexerBinary to Gray An Gray to Binary
Binary to Gray An Gray to BinaryDemux by Dhyey patel
Demux by Dhyey patelFLIP FLOP Final
FLIP FLOP FinalBinary to BCD
Binary to BCDHalf adder & half subtractor
Half adder & half subtractor2-Bit and 3-Bit Counters
2-Bit and 3-Bit CountersDemultiplexer(DEMUX)
Demultiplexer(DEMUX)Counters final
Counters finalMultiplexer using gates Final
Multiplexer using gates Final