project.name

Shreya S V

Member since: 6 months

Educational Institution: PRESIDENCY UNIVERSITY , BANGALORE

Country: India

Experiment 2

Experiment 2
Public
project.name

EXP 2

EXP 2
Public
project.name

EXP 2

EXP 2
Public
project.name

DESIGN OF MULTIPLEXER AND DEMULTIPLEXER

DESIGN OF MULTIPLEXER AND DEMULTIPLEXER
Public
project.name

EXP 1 LEVEL 2

EXP 1 LEVEL 2
Public
project.name

EXP 3

EXP 3
Public
project.name

EXP 3 DESIGN OF ADDER CIRCUITS

EXP 3 DESIGN OF ADDER CIRCUITS
Public
project.name

EXP 3 DESIGN OF SUBTRACTOR CIRCUITS

EXP 3 DESIGN OF SUBTRACTOR CIRCUITS
Public
project.name

Untitled

Untitled
Public
project.name

EXP 4

EXP 4
Public
project.name

EXP-4

EXP-4
Public
project.name

EXP 3 DESIGN OF SUBTRACTOR CIRCUITS

EXP 3 DESIGN OF SUBTRACTOR CIRCUITS
Public
project.name

Experiment 1

Experiment 1
Public
project.name

IMPLEMENTATION OF FULL ADDER ANF FULL SUBTRACTOR USING DECODER

IMPLEMENTATION OF FULL ADDER ANF FULL SUBTRACTOR USING DECODER
Public
project.name

Untitled

Untitled
Public
project.name

EXP-4

EXP-4
Public
project.name

Untitled

Untitled
Public
project.name

EXP 4

EXP 4
Public
project.name

Design of magnitude comparator

Design of magnitude comparator
Public
project.name

Untitled

Untitled
Public
project.name

DESIGN OF MULTIPLEXER AND DEMULTIPLEXER

DESIGN OF MULTIPLEXER AND DEMULTIPLEXER
Public
project.name

DESIGN OF CIRCUITS USING MULTIPLEXER

DESIGN OF CIRCUITS USING MULTIPLEXER
Public
project.name

J K FLIP FLOP

J K FLIP FLOP
Public
project.name
No result image
Shreya S V doesn't have any favourites.
No result image
Shreya S V is not a collaborator of any project.