Shreya S V
Member since: 10 months
Educational Institution: PRESIDENCY UNIVERSITY , BANGALORE
Country: India
Experiment 2
Experiment 2
Public
EXP 2
EXP 2
Public
EXP 2
EXP 2
Public
EXP 3
EXP 3
Public
EXP 3 DESIGN OF ADDER CIRCUITS
EXP 3 DESIGN OF ADDER CIRCUITS
Public
Untitled
Untitled
Public
EXP 4
EXP 4
Public
EXP-4
EXP-4
Public
EXP 3 DESIGN OF SUBTRACTOR CIRCUITS
EXP 3 DESIGN OF SUBTRACTOR CIRCUITS
Public
Experiment 1
Experiment 1
Public
IMPLEMENTATION OF FULL ADDER ANF FULL SUBTRACTOR USING DECODER
IMPLEMENTATION OF FULL ADDER ANF FULL SUBTRACTOR USING DECODER
Public
DESIGN OF MULTIPLEXER AND DEMULTIPLEXER
DESIGN OF MULTIPLEXER AND DEMULTIPLEXER
Public
Untitled
Untitled
Public
EXP-4
EXP-4
Public
Untitled
Untitled
Public
EXP 4
EXP 4
Public
Design of magnitude comparator
Design of magnitude comparator
Public
Untitled
Untitled
Public
EXP 3 DESIGN OF SUBTRACTOR CIRCUITS
EXP 3 DESIGN OF SUBTRACTOR CIRCUITS
Public
DESIGN OF CIRCUITS USING MULTIPLEXER
DESIGN OF CIRCUITS USING MULTIPLEXER
Public
EXP 1 LEVEL 2
EXP 1 LEVEL 2
Public
J K FLIP FLOP
J K FLIP FLOP
Public
DESIGN OF MULTIPLEXER AND DEMULTIPLEXER
DESIGN OF MULTIPLEXER AND DEMULTIPLEXER
Public
Shreya S V doesn't have any favourites.
