Member since: 11 months
Educational Institution: Not Entered
Country: Not Entered
gate verification
gate verificationEXP-2
EXP-2DEMULTIPLEXER (1:2)
DEMULTIPLEXER (1:2)Untitled
UntitledHALF SUB USING BASIC GATE
HALF SUB USING BASIC GATEHALF SUB USING NAND GATE
HALF SUB USING NAND GATEFULL SUB USIMG NAND GATE
FULL SUB USIMG NAND GATEMUX USING NAND GATE
MUX USING NAND GATEUntitled
Untitledexp=2
exp=22 BIT USING NAND GATE (A=B)
2 BIT USING NAND GATE (A=B)gate verification
gate verification27/02/2024
27/02/2024Exp=4 level 1
Exp=4 level 1EXP=4 LEVEL 1 (USING NAND GATE)
EXP=4 LEVEL 1 (USING NAND GATE)Untitled
UntitledDeMorgens law
DeMorgens lawabsorption law
absorption lawDeMorgens law
DeMorgens lawCommutative law
Commutative lawUntitled
UntitledDEMUX USING BASIC GATE
DEMUX USING BASIC GATEuniversal gates
universal gateshalf adder subtraction
half adder subtractionFULL ADDER CIRCUIT
FULL ADDER CIRCUITFULL ADDER USING BASIC GATE
FULL ADDER USING BASIC GATEfull adder using basic gates
full adder using basic gatesFULL ADDER USING BASIC GATE
FULL ADDER USING BASIC GATEFULL SUB USING BASIC GATE
FULL SUB USING BASIC GATE1 BIT USING BASIC GATE
1 BIT USING BASIC GATE1 BIT USING NAND GATE
1 BIT USING NAND GATEUntitled
UntitledUntitled
UntitledUntitled
UntitledMUX USING BASIC GATE
MUX USING BASIC GATEDEMUX USING NAND GATE
DEMUX USING NAND GATEUntitled
UntitledFULL ADDER USING 4:1 MUX
FULL ADDER USING 4:1 MUXflipflop
flipflopDEMULTIPLEXER (1:2)
DEMULTIPLEXER (1:2)Untitled
Untitled