project.name

Amandeep Singh Pathania

Member since: 9 months

Educational Institution: National Institute of Technology Hamirpur

Country: India

Half subtractor using NAND gate.

Half subtractor using NAND gate.
Public
project.name

Full subtractor using Nor gate

Full subtractor using Nor gate
Public
project.name

4 bit ripple carry adder

4 bit ripple carry adder
Public
project.name

Full adder using nand gate

Full adder using nand gate
Public
project.name

alu circuit for and,xor,or,add

alu circuit for and,xor,or,add
Public
project.name

Half adder using NAND gate

Half adder using NAND gate
Public
project.name

Demorgan law

Demorgan law
Public
project.name

binary to grey conversion

binary to grey conversion
Public
project.name

2 bit grey to binary conversion

2 bit grey to binary conversion
Public
project.name

SR flip flop

SR flip flop
Public
project.name

JK flip flop

JK flip flop
Public
project.name

D flip flop

D flip flop
Public
project.name

Half adder using NOR gate

Half adder using NOR gate
Public
project.name

T flip flop

T flip flop
Public
project.name

Half subtractor using NOR gate.

Half subtractor using NOR gate.
Public
project.name

Full adder using NOR gate.

Full adder using NOR gate.
Public
project.name

5 bit synchronous binary counter

5 bit synchronous binary counter
Public
project.name

practical 1

practical 1
Public
project.name

Untitled

Untitled
Public
project.name

Full subtractor using Nand gate

Full subtractor using Nand gate
Public
project.name
No result image
Amandeep Singh Pathania doesn't have any favourites.
No result image
Amandeep Singh Pathania is not a collaborator of any project.