Member since: 1 year
Educational Institution: Not Entered
Country: Not Entered
XOR using NAND gate
XOR using NAND gateUntitled
UntitledUntitled
UntitledUntitled
UntitledUntitled
UntitledUntitled
Untitledexp 1
exp 1Untitled
Untitledfull adder using 3 to 8 decoder
full adder using 3 to 8 decoderNAND IMPLEMENTATION
NAND IMPLEMENTATIONcombinational circuit
combinational circuitEngine running
Engine runningUntitled
UntitledExp 4
Exp 4Untitled
UntitledExp 3
Exp 3Untitled
UntitledUntitled
UntitledExp 2
Exp 24 bit decimal code
4 bit decimal code4 BIT-BINARY Code using NAND
4 BIT-BINARY Code using NANDUntitled
UntitledFull Adder n Subtractor
Full Adder n SubtractorMagnitude Comparator
Magnitude ComparatorHalf adder and Subtractor
Half adder and Subtractor16:1 multiplexor
16:1 multiplexor(2)8:1 multiplexor
(2)8:1 multiplexorFull adder and Subtractor implementation using 3 to 8 Decoder(exp 4)
Full adder and Subtractor implementation using 3 to 8 Decoder(exp 4)Basic Gates using 2:1 MUX
Basic Gates using 2:1 MUXImplement Half Adder and Subtractor using 2 to 4 decoder
Implement Half Adder and Subtractor using 2 to 4 decoderflip flop
flip flop