Member since: 1 year
Educational Institution: Presidency University, Bangalore
Country: India
2-bit Comparator
2-bit Comparator1-bit Comparator
1-bit Comparator8:1 MUX
8:1 MUX8:3 Encoder
8:3 Encoder1:2 DeMUX
1:2 DeMUX1:4 DeMUX
1:4 DeMUXHalf Adder
Half AdderHalf Subtractor
Half Subtractor4:2 Priority Encoder
4:2 Priority EncoderNAND Implementation
NAND ImplementationNOR Implementation
NOR ImplementationFull Adder
Full AdderFull Subtractor
Full Subtractor2:1 Mux
2:1 MuxAll gate Implementation
All gate ImplementationFlipFlops
FlipFlopsSynchronous UP Counter
Synchronous UP CounterDECODER
DECODER4:2 Encoder
4:2 EncoderAsynchronous UP Counter Using T-flip flop
Asynchronous UP Counter Using T-flip flop4:1 Mux
4:1 Mux