SR LATCH USING NOR GATE

Untitled

SR LATCH WITH ENABLE

ECE 2 16/10/23

ECE 16/10/23

UNIVERSAL NAND GATE 21/11/23

LOGIC OF 2 INTO1 MULTIPLEXER

Untitled

PRACTICE 1

PRACTICE 5

Untitled

PRACTICE 3

PRACTICE 2

PRACTICE 4

Untitled 02 7/11/2023

21/11/2300

Untitled

Untitled

Untitled

EXPERIMENT 2:CONSTRUCT AND VERIFY 2-BIT AND 3-BIT ADDER AND SUBTRACT LOGIC CIRCUITSA

EXPERIMENT 2:CONSTRUCT AND VERIFY 2-BIT AND 3-BIT ADDER AND SUBTRACT LOGIC CIRCUIT

EXPERIMENT 2:CONSTRUCT AND VERIFY 2-BIT AND 3-BIT ADDER AND SUBTRACT LOGIC CIRCUITA

EXPERIMENT-6

EXP 4

EXP 3

Construct and verify the Multiplexer abd Demultiplexer logic circuits

CONSTRUCT AND VERIFY THE ENCODER AND DECODER LOCIG CIRCUITS

Level 1:design a logic diagram using basic gates online simulatora

Untitled

Untitled