project.name

Aditya Pratap Singh

Member since: 1 year

Educational Institution: Ajay Kumar Garg Engineering Collage Ghaziabad

Country: India

8 BIT I/O SYSTEM SISO SCHEME

8 BIT I/O SYSTEM SISO SCHEME
Public
project.name

Untitled

Untitled
Public
project.name

2 bit carry look ahead adder

2 bit carry look ahead adder
Public
project.name

Multiplexer 4x1

Multiplexer 4x1
Public
project.name

2x1 Multiplexer

2x1 Multiplexer
Public
project.name

logicGateImplementation

logicGateImplementation
Public
project.name

Full Adder

Full Adder
Public
project.name

Full Adder Using Two Half Adder

Full Adder Using Two Half Adder
Public
project.name

Clocked SR Flip Flop

Clocked SR Flip Flop
Public
project.name

3x8 decoder

3x8 decoder
Public
project.name

bcdTOgcd

bcdTOgcd
Public
project.name

gcdTObcd

gcdTObcd
Public
project.name

JK FLIPFLOP USING SR LATCH

JK FLIPFLOP USING SR LATCH
Public
project.name

4x16 decoder

4x16 decoder
Public
project.name

2 BIT ALU

2 BIT ALU
Public
project.name

1 BIT ALU

1 BIT ALU
Public
project.name

2-bit arithmetic logic unit

2-bit arithmetic logic unit
Public
project.name

4 BIT I/O SYSTEM SISO SCHEME

4 BIT I/O SYSTEM SISO SCHEME
Public
project.name

4 BIT I/O SYSTEM SIPO SCHEME

4 BIT I/O SYSTEM SIPO SCHEME
Public
project.name

Flip-Flops using NAND Gate

Flip-Flops using NAND Gate
Public
project.name

8 BIT I/O SYSTEM SISO SCHEME

8 BIT I/O SYSTEM SISO SCHEME
Public
project.name

2x8 Decoder

2x8 Decoder
Public
project.name

8 BIT ALU

8 BIT ALU
Public
project.name

8 BIT ALU

8 BIT ALU
Public
project.name
No result image
Aditya Pratap Singh doesn't have any favourites.
No result image
Aditya Pratap Singh is not a collaborator of any project.