Member since: 1 year
Educational Institution: Ajay Kumar Garg Engineering Collage Ghaziabad
Country: India
8 BIT I/O SYSTEM SISO SCHEME
8 BIT I/O SYSTEM SISO SCHEMEUntitled
Untitled2 bit carry look ahead adder
2 bit carry look ahead adderMultiplexer 4x1
Multiplexer 4x12x1 Multiplexer
2x1 MultiplexerlogicGateImplementation
logicGateImplementationFull Adder
Full AdderFull Adder Using Two Half Adder
Full Adder Using Two Half AdderClocked SR Flip Flop
Clocked SR Flip Flop3x8 decoder
3x8 decoderbcdTOgcd
bcdTOgcdgcdTObcd
gcdTObcdJK FLIPFLOP USING SR LATCH
JK FLIPFLOP USING SR LATCH4x16 decoder
4x16 decoder2 BIT ALU
2 BIT ALU1 BIT ALU
1 BIT ALU2-bit arithmetic logic unit
2-bit arithmetic logic unit4 BIT I/O SYSTEM SISO SCHEME
4 BIT I/O SYSTEM SISO SCHEME4 BIT I/O SYSTEM SIPO SCHEME
4 BIT I/O SYSTEM SIPO SCHEMEFlip-Flops using NAND Gate
Flip-Flops using NAND Gate8 BIT I/O SYSTEM SISO SCHEME
8 BIT I/O SYSTEM SISO SCHEME2x8 Decoder
2x8 Decoder8 BIT ALU
8 BIT ALU8 BIT ALU
8 BIT ALU