Member since: 1 year
Educational Institution: Not Entered
Country: Not Entered
2:1 MUX USING NAND GATES
2:1 MUX USING NAND GATES4:1 MUX USING NAND
4:1 MUX USING NAND1:4 DEMUX USING NAND
1:4 DEMUX USING NAND6.1
6.1Untitled
UntitledEXP 4 4:2 PRIORITY ENCODER
EXP 4 4:2 PRIORITY ENCODEREXP 4 LEVEL2 -2
EXP 4 LEVEL2 -2experiment1
experiment1experiment1
experiment1EXP5.2
EXP5.2nan.5
nan.5EXP5.2
EXP5.2EXP5.2
EXP5.2exp3.1
exp3.1Experiment5
Experiment5EXPERIMENT 6
EXPERIMENT 6HALF ADDER AND HALF SUBTRACTOR
HALF ADDER AND HALF SUBTRACTORFULL ADDER
FULL ADDERFULL SUBTRACTOR
FULL SUBTRACTOREXP LEVEL2
EXP LEVEL2HALF SUBTRACTOR
HALF SUBTRACTORHALF ADDER
HALF ADDERFULL ADDER
FULL ADDERFULL SUBTRACTOR
FULL SUBTRACTORUntitled
UntitledEXP5-LEVEL2
EXP5-LEVEL2EXP7.3
EXP7.3Untitled
UntitledEXP7.4
EXP7.4EXPT-1 IMPLEMENTING BASIC GATES USING UNIVERSAL GATES
EXPT-1 IMPLEMENTING BASIC GATES USING UNIVERSAL GATES1:2 DEMUX USING BASIC AND NAND GATES
1:2 DEMUX USING BASIC AND NAND GATESlogic diagram using basic gates
logic diagram using basic gates1:4 MUX USING BASIC GATES
1:4 MUX USING BASIC GATESUntitled
Untitled