project.name

Raj Prasad Singha

Member since: 1 year

Educational Institution: Presidency University, Bangalore

Country: India

Full adder using basic gates

Full adder using basic gates
Public
project.name

Exp2_1

Exp2_1
Public
project.name

Verification of Logic Gates1

Verification of Logic Gates1
Public
project.name

exp 1 LEVEL 1

exp 1 LEVEL 1
Public
project.name

exp 1 LEVEL 1

exp 1 LEVEL 1
Public
project.name

Ansh Sir1

Ansh Sir1
Public
project.name

Verification of Logic Gates1

Verification of Logic Gates1
Public
project.name

Exp1Lev2

Exp1Lev2
Public
project.name

ansh2

ansh2
Public
project.name

Exp1Lev2

Exp1Lev2
Public
project.name

ansh exp2

ansh exp2
Public
project.name

ansh2

ansh2
Public
project.name

Exp1Lev2_Original

Exp1Lev2_Original
Public
project.name

ansh2

ansh2
Public
project.name

Untitled

Untitled
Public
project.name

half adder using basic gates

half adder using basic gates
Public
project.name

Full adder using basic gates

Full adder using basic gates
Public
project.name

Exp1Lev2

Exp1Lev2
Public
project.name

Untitled

Untitled
Public
project.name

Exp7

Exp7
Public
project.name

Experiment 2 Level 1: By using basic logic and XOR gates(2-bit Half Adder and Subtractor)

Experiment 2 Level 1: By using basic logic and XOR gates(2-bit Half Adder and Subtractor)
Public
project.name
No result image
Raj Prasad Singha doesn't have any favourites.
No result image
Raj Prasad Singha is not a collaborator of any project.