project.name

Revanth Adithya Vanka

Member since: 9 months

Educational Institution: Not Entered

Country: Not Entered

Basic Gates

Basic Gates
Public
project.name

Half adder and half subtractor

Half adder and half subtractor
Public
project.name

FULL SUBTRACTOR

FULL SUBTRACTOR
Public
project.name

HAlf ADDER AND HALF SUBRACTOR USING NAND GATES

HAlf ADDER AND HALF SUBRACTOR USING NAND GATES
Public
project.name

FULL ADDER USING NAND

FULL ADDER USING NAND
Public
project.name

EXP 4 PRIORITY ENCODER

EXP 4 PRIORITY ENCODER
Public
project.name

EXP 3

EXP 3
Public
project.name

EXP 2 FULL ADDER

EXP 2 FULL ADDER
Public
project.name

Untitled

Untitled
Public
project.name

decoder

decoder
Public
project.name

Untitled

Untitled
Public
project.name

8:3 Encoder

8:3 Encoder
Public
project.name

4:1 MUX

4:1 MUX
Public
project.name

1:4 DeMUX

1:4 DeMUX
Public
project.name

NAND Implementation

NAND Implementation
Public
project.name

Transformation of NOR and NAND gates into basic logic gates

Transformation of NOR and NAND gates into basic logic gates
Public
project.name
No result image
Revanth Adithya Vanka doesn't have any favourites.

4:1 MUX

4:1 MUX
Public
project.name

1:4 DeMUX

1:4 DeMUX
Public
project.name

NAND Implementation

NAND Implementation
Public
project.name

8:3 Encoder

8:3 Encoder
Public
project.name