Bharathwaj V
Member since: 8 months
Educational Institution: Not Entered
Country: Not Entered
4:1 AND 1:4 MUX AND DEMUX
4:1 AND 1:4 MUX AND DEMUX
Half adder and Half Subtractor
Half adder and Half Subtractor
full adder and subtractor
full adder and subtractor
Experiment 5
Experiment 5
EXPT 5 LEVEL 1
EXPT 5 LEVEL 1
4-Bit Synchronous Up Counter
4-Bit Synchronous Up Counter
full adder and full subtractor
full adder and full subtractor
DEMUX 1:2
DEMUX 1:2
4:1 AND 1:4 MUX AND DEMUX
4:1 AND 1:4 MUX AND DEMUX
Untitled
Untitled
experiment 5 level 2
experiment 5 level 2
DEMUX 1:8
DEMUX 1:8
3 bit asynchronous up counter
3 bit asynchronous up counter
All Basic Gates
All Basic Gates
basic gates using universal gates(nor)
basic gates using universal gates(nor)
JK To D Flip Flop Conversion
JK To D Flip Flop Conversion
SR Flip Flop
SR Flip Flop
3 bit asynchronous up counter
3 bit asynchronous up counter
3 bit asynchronous down counter
3 bit asynchronous down counter
JK Flip Flop
JK Flip Flop
Construction of basic gates using Nand
Construction of basic gates using Nand
1 BIT COMPARATOR
1 BIT COMPARATOR
half adder and subtractor using xor and and gates
half adder and subtractor using xor and and gates
MUX AND DEMUXES
MUX AND DEMUXES
ADDERS AND SUBTRACTORS USING NAND1
ADDERS AND SUBTRACTORS USING NAND1
ENCODERS AND DECODERS
ENCODERS AND DECODERS
2 Bit comparator
2 Bit comparator
T Flip Flop
T Flip Flop
D To JK Flip Flop Conversion
D To JK Flip Flop Conversion
D Flip Flop
D Flip Flop
Bharathwaj V doesn't have any favourites.
