JK

Probelm solving 01 using NAND gates

Untitled

Experiment 5 using basic gates

2 BIT USING BASIC GATE

2 BIT COMPARATOR USING BASIC GATES

2 BIT COMPARATOR USING BASIC GATES

4:2 PRIORITY ENCODER

ENCODER

2:4 DECODER

Untitled

Flip flop

Untitled

EXP 4 LV 2 FLIPFLOPS

Untitled

4;1 demux using NAND gate

Full Adder

4:1 DEMUX

Half adder

Half adder using NAND

Half Subtractor

FULL SUBTRACTOR

2:1 MUX

Half Subtractor

Full subtractor using NAND

2:1 DEMUX

4:1 DEMUX

LOGIC GATES

4:1 MUX

2:1 DEMUX USING NAND

2:1 DEMUX USING NAND

4:1 DEMUX USING NAND

2:1 MUX USING NAND

4:1 MUX USING NAND

Probelm solving 01 using basic gates

UNIVERSAL GATE IMPLEMENTATION USING NAND

EXP5

4:2 BINARY ENCODER

T FLIP FLOP

Half subtractor using NAND

jk1

S-R FLIP FLOP(SET-RESET)

4 BIT SYNCHRONOUS UP COUNTER

3 BIT Synchronous counter

Half adder using NAND

Half subtractor using NAND

Full adder using NAND