project.name

Sanchita Jindal

Member since: 1 year

Educational Institution: Not Entered

Country: Not Entered

Bidirectional Shift Register

Bidirectional Shift Register
Public
project.name

VIVA Q2

VIVA Q2
Public
project.name

Task2_Half_Adder

Task2_Half_Adder
Public
project.name

Task II Full Adder

Task II Full Adder
Public
project.name

Task II Half Subtrator

Task II Half Subtrator
Public
project.name

Task II Full Subtractor

Task II Full Subtractor
Public
project.name

Task II 4-Bit Adder

Task II 4-Bit Adder
Public
project.name

Task II 2x2 Multiplier

Task II 2x2 Multiplier
Public
project.name

Untitled

Untitled
Public
project.name

Untitled

Untitled
Public
project.name

TASK1 F'(POS) NOR Implementation

TASK1 F'(POS) NOR Implementation
Public
project.name

Task1 F'(SOP) NAND Impementation

Task1 F'(SOP) NAND Impementation
Public
project.name

4 Bit ALU

4 Bit ALU
Public
project.name

PIPO Shift Register

PIPO Shift Register
Public
project.name

SIPO Shift Register

SIPO Shift Register
Public
project.name

PIPO Shift Register

PIPO Shift Register
Public
project.name

random counter

random counter
Public
project.name

cat2 B1 q2

cat2 B1 q2
Public
project.name

Untitled

Untitled
Public
project.name

B1_Q5

B1_Q5
Public
project.name

B2_Q2

B2_Q2
Public
project.name

B2_Q4

B2_Q4
Public
project.name

B2_Q5

B2_Q5
Public
project.name

SISO Shift Register

SISO Shift Register
Public
project.name

B1_Q2

B1_Q2
Public
project.name

Full Adder Using 4:1 MUX

Full Adder Using 4:1 MUX
Public
project.name

2:1 Multiplexer circuit using NOR logic

2:1 Multiplexer circuit using NOR logic
Public
project.name

Task 1 POS Active High Logic

Task 1 POS Active High Logic
Public
project.name

1Bit ALU

1Bit ALU
Public
project.name

POS_MUX

POS_MUX
Public
project.name

DA QUES3 MUX

DA QUES3 MUX
Public
project.name

DA Q3 POS (OAI)

DA Q3 POS (OAI)
Public
project.name

DA QUES 3 DECODER

DA QUES 3 DECODER
Public
project.name

Untitled

Untitled
Public
project.name

Task 1 using decoder SOP

Task 1 using decoder SOP
Public
project.name

Task 1 using 4:16 Decoder POS

Task 1 using 4:16 Decoder POS
Public
project.name

Task 1 Multiplexer

Task 1 Multiplexer
Public
project.name

2:1 MUX NOR IMPLEMENTATION

2:1 MUX NOR IMPLEMENTATION
Public
project.name

2:1 MUX NAND IMPLEMENTATION

2:1 MUX NAND IMPLEMENTATION
Public
project.name

Half Adder using 4:1 MUX

Half Adder using 4:1 MUX
Public
project.name

Half Adder using 4:1 MUX

Half Adder using 4:1 MUX
Public
project.name

Half Subtractor using 4:1 MUX

Half Subtractor using 4:1 MUX
Public
project.name

Task 1 using 8:1 MUX

Task 1 using 8:1 MUX
Public
project.name

Full adder using 8:1 MUX

Full adder using 8:1 MUX
Public
project.name

Full Subtractor using 4:1 MUX

Full Subtractor using 4:1 MUX
Public
project.name

Full adder using 8:1 MUX

Full adder using 8:1 MUX
Public
project.name

Full Subtractor using 8:1 MUX

Full Subtractor using 8:1 MUX
Public
project.name

Untitled

Untitled
Public
project.name

B1_Q3

B1_Q3
Public
project.name

B2_Q1

B2_Q1
Public
project.name

Mod N Counter

Mod N Counter
Public
project.name

DA Q3 NAND

DA Q3 NAND
Public
project.name

DA Q3 NOR

DA Q3 NOR
Public
project.name

DA Q3 POS (OAI)

DA Q3 POS (OAI)
Public
project.name

DA QUES 3 DEMUX

DA QUES 3 DEMUX
Public
project.name

2:1 MUX POS OAI

2:1 MUX POS OAI
Public
project.name

Task 1 SOP Active Low Logic

Task 1 SOP Active Low Logic
Public
project.name
No result image
Sanchita Jindal doesn't have any favourites.
No result image
Sanchita Jindal is not a collaborator of any project.