Member since: 1 year
Educational Institution: Not Entered
Country: Not Entered
Untitled
UntitledUntitled
UntitledUntitled
UntitledUntitled
UntitledTask1
Task1Task1
Task1Task1
Task1Task1
Task1Untitled
UntitledUntitled
UntitledUntitled
Untitledren_mo_using_mux
ren_mo_using_muxUntitled
UntitledUntitled
Untitledfull and half adder using MUX
full and half adder using MUXUntitled
UntitledUntitled
Untitled2:1 MUX Circuit using POS Equation
2:1 MUX Circuit using POS EquationCircuit diagram of 2:1 MUX Circuit using SOP Equation -- AOI circuit
Circuit diagram of 2:1 MUX Circuit using SOP Equation -- AOI circuitUntitled
UntitledAOI logic circuit of 2:4 Decoder
AOI logic circuit of 2:4 DecoderAOI logic circuit of 4:2 encoder
AOI logic circuit of 4:2 encoderNAND logic circuit of 4:2 encoder
NAND logic circuit of 4:2 encoderUntitled
UntitledUntitled
Untitledb1q1_1
b1q1_1ALU
ALUALU
ALUUntitled
UntitledFull adder using mux
Full adder using muxA-13
A-13Untitled
Untitled4 Bit ALU 2
4 Bit ALU 2Untitled
UntitledSIPO
SIPOUntitled
UntitledParallel in Parallel Out Shift Register
Parallel in Parallel Out Shift RegisterPIPO
PIPOPISO SHIFT REGISTER
PISO SHIFT REGISTERbidirectional shift register
bidirectional shift registerBidirectional Shift Register
Bidirectional Shift RegisterCAT1 B1
CAT1 B1Untitled
UntitledUntitled
UntitledCAT1 B2
CAT1 B2q1b2_1
q1b2_1q2b2_1
q2b2_1q5b2_1
q5b2_1Untitled
Untitledq1b2_2
q1b2_2q3b2_2
q3b2_2UntitledCAT2B1Q3
UntitledCAT2B1Q3q3b1_2
q3b1_2UntitledCAT2B1Q5
UntitledCAT2B1Q5q5b1_2
q5b1_2Untitledcat2b2q1
Untitledcat2b2q1Untitledcat2b2q3
Untitledcat2b2q3UntitledCAT2B2Q5
UntitledCAT2B2Q5q4b2_2
q4b2_2q5b2_2
q5b2_2reg_no_16:1 mux
reg_no_16:1 mux1-BIT ALU CIRCUIT
1-BIT ALU CIRCUITFull Subtractor using 3 to 8 Decoder
Full Subtractor using 3 to 8 DecoderHALF ADDER USING MUX
HALF ADDER USING MUXHALF SUBTRACTOR USING MUX
HALF SUBTRACTOR USING MUXfull subtractor using mux
full subtractor using muxfull adder using decoder
full adder using decoderUntitled
UntitledCircuit diagram of 2:1 MUX Circuit using SOP Equation -- NAND circuit:
Circuit diagram of 2:1 MUX Circuit using SOP Equation -- NAND circuit:Untitled
Untitled7 segment display using 8x1 mux
7 segment display using 8x1 mux7 segment display using 8x1 mux
7 segment display using 8x1 muxUntitled
UntitledUntitled
UntitledUntitled
UntitledUntitled
Untitled7 segment display using 1:16 decoder
7 segment display using 1:16 decoderUntitled
Untitled7 segment display using 1:16 decoder
7 segment display using 1:16 decoderUntitled
UntitledUntitled
Untitled7 segment display using 8x1 mux
7 segment display using 8x1 muxUntitled
UntitledUntitled
UntitledUntitled
UntitledUntitled
Untitledq2b1_2
q2b1_2Untitled
Untitledq4b1_2
q4b1_2Untitled
UntitledUntitled
UntitledUntitled
UntitledUntitled
UntitledQ3_hw
Q3_hwQue4_hw
Que4_hw1:4 DEMUX using 1:2 DEMUX
1:4 DEMUX using 1:2 DEMUX3*8 DECODER USING TWO 2*4 DECODERS
3*8 DECODER USING TWO 2*4 DECODERS1:8 DEMUX using 1:4 DEMUX
1:8 DEMUX using 1:4 DEMUXMUX
MUXUntitled
UntitledDesign Complementor using DeMultiplexer
Design Complementor using DeMultiplexer2:1 Multiplexer using Decoder
2:1 Multiplexer using DecoderUntitled
UntitledUntitled
UntitledUntitled
UntitledUntitled
Untitledq4b2_1
q4b2_1Serial In Serial Out Shift Register - D flip flop
Serial In Serial Out Shift Register - D flip flopUntitled
Untitled7 segment display using 1:16 decoder
7 segment display using 1:16 decoderFull Adder using 2, 4*1 MUX
Full Adder using 2, 4*1 MUXmux using 8:1
mux using 8:1q5b1_1
q5b1_1one bit DR ALU
one bit DR ALUDE MTE
DE MTEHalf Adder Using 2x4 Decoder
Half Adder Using 2x4 DecoderNAND logic circuit of 2:4 Decoder
NAND logic circuit of 2:4 Decoder4 bit SIPO Shift Register
4 bit SIPO Shift Register