project.name

Divyansh Singh

Member since: 1 year

Educational Institution: Not Entered

Country: Not Entered

2:1 MUX using the SOP NAND equation 03 22CE0220 L43+L44

2:1 MUX using the SOP NAND equation 03 22CE0220 L43+L44
Public
project.name
Fork View More

2:1 MUX using the SOP NAND equation 03 22CE0220 L43+L44

2:1 MUX using the SOP NAND equation 03 22CE0220 L43+L44
Public
project.name
Fork View More

8:1 Using The 4:1 MUX 03 22BCE0220 L43+L44

8:1 Using The 4:1 MUX 03 22BCE0220 L43+L44
Public
project.name
Fork View More

Full adder using Decoder 03 22BCE0220 L43+L44

Full adder using Decoder 03 22BCE0220 L43+L44
Public
project.name
Fork View More

SOP Decoder

SOP Decoder
Public
project.name
Fork View More

Decoder using the SOP 03 22BCE0220 L43+L44

Decoder using the SOP 03 22BCE0220 L43+L44
Public
project.name
Fork View More

FULL ADDER TASK 2

FULL ADDER TASK 2
Public
project.name
Fork View More

HALF ADDER TASK 2

HALF ADDER TASK 2
Public
project.name
Fork View More

Untitled

Untitled
Public
project.name
Fork View More

2X2 MULTIPLIER TASK 2

2X2 MULTIPLIER TASK 2
Public
project.name
Fork View More

Untitled

Untitled
Public
project.name
Fork View More

Untitled

Untitled
Public
project.name
Fork View More

Circuit diagram using NAND gate

Circuit diagram using NAND gate
Public
project.name
Fork View More

TASK 1 OAI

TASK 1 OAI
Public
project.name
Fork View More

POS using the 4:1 MUX 03 22BCE0220 L43+L44

POS using the 4:1 MUX 03 22BCE0220 L43+L44
Public
project.name
Fork View More

DA QUES 3 DECODER

DA QUES 3 DECODER
Public
project.name
Fork View More

DA Q3 POS (OAI)

DA Q3 POS (OAI)
Public
project.name
Fork View More

DA QUES3 MUX

DA QUES3 MUX
Public
project.name
Fork View More

DA QUES 3 DEMUX

DA QUES 3 DEMUX
Public
project.name
Fork View More

DA Q3 NAND

DA Q3 NAND
Public
project.name
Fork View More

DA Q3 NOR

DA Q3 NOR
Public
project.name
Fork View More

Untitled

Untitled
Public
project.name
Fork View More

2:1 MUX using the SOP NAND equation 03 22CE0220 L43+L44

2:1 MUX using the SOP NAND equation 03 22CE0220 L43+L44
Public
project.name
Fork View More

8:1 Using The 4:1 MUX 03 22BCE0220 L43+L44

8:1 Using The 4:1 MUX 03 22BCE0220 L43+L44
Public
project.name
Fork View More

8:1 Using The 4:1 MUX 03 22BCE0220 L43+L44

8:1 Using The 4:1 MUX 03 22BCE0220 L43+L44
Public
project.name
Fork View More

8:1 Using The 4:1 MUX 03 22BCE0220 L43+L44

8:1 Using The 4:1 MUX 03 22BCE0220 L43+L44
Public
project.name
Fork View More

8:1 Using The 4:1 MUX 03 22BCE0220 L43+L44

8:1 Using The 4:1 MUX 03 22BCE0220 L43+L44
Public
project.name
Fork View More

POS using the 4:1 MUX 03 22BCE0220 L43+L44

POS using the 4:1 MUX 03 22BCE0220 L43+L44
Public
project.name
Fork View More

Decoder using the SOP 03 22BCE0220 L43+L44

Decoder using the SOP 03 22BCE0220 L43+L44
Public
project.name
Fork View More

SOP Decoder

SOP Decoder
Public
project.name
Fork View More

Untitled

Untitled
Public
project.name
Fork View More

Untitled

Untitled
Public
project.name
Fork View More

Untitled

Untitled
Public
project.name
Fork View More

SOP 16:1 MUX 03 22BCE0220 L43+L44

SOP 16:1 MUX 03 22BCE0220 L43+L44
Public
project.name
Fork View More

2:1 using the POS equation 03 22BCE0220 L43+L44

2:1 using the POS equation 03 22BCE0220 L43+L44
Public
project.name
Fork View More

SOP on the MUX 03 22BCE0220 L43+L44

SOP on the MUX 03 22BCE0220 L43+L44
Public
project.name
Fork View More

2:1 MUX using the SOP equation 03 22BCE0220 L43+L44

2:1 MUX using the SOP equation 03 22BCE0220 L43+L44
Public
project.name
Fork View More

2:1 using the POS equation 03 22BCE0220 L43+L44

2:1 using the POS equation 03 22BCE0220 L43+L44
Public
project.name
Fork View More

Untitled

Untitled
Public
project.name
Fork View More

POS using the 4:1 MUX 03 22BCE0220 L43+L44

POS using the 4:1 MUX 03 22BCE0220 L43+L44
Public
project.name
Fork View More

Decoder using the SOP 03 22BCE0220 L43+L44

Decoder using the SOP 03 22BCE0220 L43+L44
Public
project.name
Fork View More

Untitled

Untitled
Public
project.name
Fork View More

Untitled

Untitled
Public
project.name
Fork View More

TASK 1 OAI Logic Gates

TASK 1 OAI Logic Gates
Public
project.name
Fork View More

TASK 1 NAND Logic Gate

TASK 1 NAND Logic Gate
Public
project.name
Fork View More

Untitled

Untitled
Public
project.name
Fork View More

16:1 MUX

16:1 MUX
Public
project.name
Fork View More

16:1 Decoder

16:1 Decoder
Public
project.name
Fork View More

2:1 MUX using the POS NOR 03 22BCE0220 L43+L44

2:1 MUX using the POS NOR 03 22BCE0220 L43+L44
Public
project.name
Fork View More

SOP 16:1 MUX 03 22BCE0220 L43+L44

SOP 16:1 MUX 03 22BCE0220 L43+L44
Public
project.name
Fork View More

AOI DA

AOI DA
Public
project.name
Fork View More

Decoder using the SOP 03 22BCE0220 L43+L44

Decoder using the SOP 03 22BCE0220 L43+L44
Public
project.name
Fork View More

FULL SUBTRACTOR TASK 2

FULL SUBTRACTOR TASK 2
Public
project.name
Fork View More

DA Q3 SOP (AOI)

DA Q3 SOP (AOI)
Public
project.name
Fork View More
No result image
Divyansh Singh doesn't have any favourites.
No result image
Divyansh Singh is not a collaborator of any project.

Follow us on:

Facebook Logo Twitter Logo Linkedin Logo Youtube Logo Github Logo
Simulator
Learn
Blog
Examples
Log in
Documentation
Contribute
Teachers
About
Api
FAQ
Incubated From:

Copyright © 2024 CircuitVerse, All rights reserved.