Member since: 1 year
Educational Institution: Not Entered
Country: Not Entered
2:1 MUX using the SOP NAND equation 03 22CE0220 L43+L44
2:1 MUX using the SOP NAND equation 03 22CE0220 L43+L442:1 MUX using the SOP NAND equation 03 22CE0220 L43+L44
2:1 MUX using the SOP NAND equation 03 22CE0220 L43+L448:1 Using The 4:1 MUX 03 22BCE0220 L43+L44
8:1 Using The 4:1 MUX 03 22BCE0220 L43+L44Full adder using Decoder 03 22BCE0220 L43+L44
Full adder using Decoder 03 22BCE0220 L43+L44SOP Decoder
SOP DecoderDecoder using the SOP 03 22BCE0220 L43+L44
Decoder using the SOP 03 22BCE0220 L43+L44FULL ADDER TASK 2
FULL ADDER TASK 2HALF ADDER TASK 2
HALF ADDER TASK 2Untitled
Untitled2X2 MULTIPLIER TASK 2
2X2 MULTIPLIER TASK 2Untitled
UntitledUntitled
UntitledCircuit diagram using NAND gate
Circuit diagram using NAND gateTASK 1 OAI
TASK 1 OAIDA QUES 3 DECODER
DA QUES 3 DECODERDA Q3 POS (OAI)
DA Q3 POS (OAI)DA QUES3 MUX
DA QUES3 MUXDA QUES 3 DEMUX
DA QUES 3 DEMUXDA Q3 NAND
DA Q3 NANDDA Q3 NOR
DA Q3 NORUntitled
Untitled2:1 MUX using the SOP NAND equation 03 22CE0220 L43+L44
2:1 MUX using the SOP NAND equation 03 22CE0220 L43+L448:1 Using The 4:1 MUX 03 22BCE0220 L43+L44
8:1 Using The 4:1 MUX 03 22BCE0220 L43+L448:1 Using The 4:1 MUX 03 22BCE0220 L43+L44
8:1 Using The 4:1 MUX 03 22BCE0220 L43+L448:1 Using The 4:1 MUX 03 22BCE0220 L43+L44
8:1 Using The 4:1 MUX 03 22BCE0220 L43+L448:1 Using The 4:1 MUX 03 22BCE0220 L43+L44
8:1 Using The 4:1 MUX 03 22BCE0220 L43+L44POS using the 4:1 MUX 03 22BCE0220 L43+L44
POS using the 4:1 MUX 03 22BCE0220 L43+L44Decoder using the SOP 03 22BCE0220 L43+L44
Decoder using the SOP 03 22BCE0220 L43+L44SOP Decoder
SOP DecoderUntitled
UntitledUntitled
UntitledUntitled
UntitledSOP 16:1 MUX 03 22BCE0220 L43+L44
SOP 16:1 MUX 03 22BCE0220 L43+L442:1 using the POS equation 03 22BCE0220 L43+L44
2:1 using the POS equation 03 22BCE0220 L43+L44POS using the 4:1 MUX 03 22BCE0220 L43+L44
POS using the 4:1 MUX 03 22BCE0220 L43+L44SOP on the MUX 03 22BCE0220 L43+L44
SOP on the MUX 03 22BCE0220 L43+L442:1 MUX using the SOP equation 03 22BCE0220 L43+L44
2:1 MUX using the SOP equation 03 22BCE0220 L43+L442:1 using the POS equation 03 22BCE0220 L43+L44
2:1 using the POS equation 03 22BCE0220 L43+L44Untitled
UntitledPOS using the 4:1 MUX 03 22BCE0220 L43+L44
POS using the 4:1 MUX 03 22BCE0220 L43+L44Decoder using the SOP 03 22BCE0220 L43+L44
Decoder using the SOP 03 22BCE0220 L43+L44Untitled
UntitledUntitled
UntitledTASK 1 OAI Logic Gates
TASK 1 OAI Logic GatesTASK 1 NAND Logic Gate
TASK 1 NAND Logic GateUntitled
Untitled16:1 MUX
16:1 MUX16:1 Decoder
16:1 Decoder2:1 MUX using the POS NOR 03 22BCE0220 L43+L44
2:1 MUX using the POS NOR 03 22BCE0220 L43+L44SOP 16:1 MUX 03 22BCE0220 L43+L44
SOP 16:1 MUX 03 22BCE0220 L43+L44AOI DA
AOI DADecoder using the SOP 03 22BCE0220 L43+L44
Decoder using the SOP 03 22BCE0220 L43+L44FULL SUBTRACTOR TASK 2
FULL SUBTRACTOR TASK 2DA Q3 SOP (AOI)
DA Q3 SOP (AOI)