project.name

Aditi Sinha

Member since: 1 year

Educational Institution: Presidency University, Bengaluru

Country: India

4:1 MUX using random values(0,3,5,6)

4:1 MUX using random values(0,3,5,6)
Public
project.name

4:2 encoders

4:2 encoders
Public
project.name

SERIAL IN PARALLEL OUT SHIFT REGISTER

SERIAL IN PARALLEL OUT SHIFT REGISTER
Public
project.name

24AUG

24AUG
Public
project.name

24AUG classwork

24AUG classwork
Public
project.name

LAB01 3AUG Comp. Fundamental

LAB01 3AUG Comp. Fundamental
Public
project.name

NOT,AND,OR,EX-OR

NOT,AND,OR,EX-OR
Public
project.name

classwork

classwork
Public
project.name

Classwork 17th AUG

Classwork 17th AUG
Public
project.name

SERIAL IN SERIAL OUT SHIFT REGISTER

SERIAL IN SERIAL OUT SHIFT REGISTER
Public
project.name

PARALLEL IN PARALLEL OUT SHIFT REGISTER

PARALLEL IN PARALLEL OUT SHIFT REGISTER
Public
project.name

Untitled

Untitled
Public
project.name

Half subtractor

Half subtractor
Public
project.name

Half Subtractor using ex-or gates

Half Subtractor using ex-or gates
Public
project.name

Half subtractor using only nand gates

Half subtractor using only nand gates
Public
project.name

ASSIGNMENT QUESTION

ASSIGNMENT QUESTION
Public
project.name

21SEPT

21SEPT
Public
project.name

21sept

21sept
Public
project.name

21SEP NAND GATES ONLY

21SEP NAND GATES ONLY
Public
project.name

21sep ex-or and basic gates

21sep ex-or and basic gates
Public
project.name

21_SEPT

21_SEPT
Public
project.name

1:2 DE-MUX using basic gates

1:2 DE-MUX using basic gates
Public
project.name

1:4 DE-MUX using basic gates

1:4 DE-MUX using basic gates
Public
project.name

1:8 DE-MUX

1:8 DE-MUX
Public
project.name

1:4 DE-MUX

1:4 DE-MUX
Public
project.name

2:1 Mux using basic gates

2:1 Mux using basic gates
Public
project.name

2:1 MUX

2:1 MUX
Public
project.name

5th oct

5th oct
Public
project.name

8:1 MUX using random values (0,3,5,6)

8:1 MUX using random values (0,3,5,6)
Public
project.name

Untitled

Untitled
Public
project.name

Untitled

Untitled
Public
project.name

QUESTION-4: 3 BIT DOWN USING J-K FLIP FLOP

QUESTION-4: 3 BIT DOWN USING J-K FLIP FLOP
Public
project.name

Untitled

Untitled
Public
project.name

Untitled

Untitled
Public
project.name

8:1 MUX using random values (1,2,3,5,6)

8:1 MUX using random values (1,2,3,5,6)
Public
project.name

2 BIT UP COUNTER USING JK-FLIP FLOP

2 BIT UP COUNTER USING JK-FLIP FLOP
Public
project.name

2 BIT UP-DOWN COUNTER USING JK-FLIP FLOP

2 BIT UP-DOWN COUNTER USING JK-FLIP FLOP
Public
project.name

2 BIT DOWN COUNTER USING JK-FLIP FLOP

2 BIT DOWN COUNTER USING JK-FLIP FLOP
Public
project.name

4 BIT ASYNCHRONOUS UP COUNTER USING JK-FLIP FLOP

4 BIT ASYNCHRONOUS UP COUNTER USING JK-FLIP FLOP
Public
project.name

2 BIT UP COUNTER USING T FLIP FLOP

2 BIT UP COUNTER USING T FLIP FLOP
Public
project.name

3 BIT UP COUNTER USING JK FF

3 BIT UP COUNTER USING JK FF
Public
project.name

Full Subtractor using ex-or and basic gates

Full Subtractor using ex-or and basic gates
Public
project.name

4 BIT ASYNCHRONOUS DOWN COUNTER USING JK-FLIP FLOP

4 BIT ASYNCHRONOUS DOWN COUNTER USING JK-FLIP FLOP
Public
project.name

2 BIT UP COUNTER USING D-FLIP FLOP

2 BIT UP COUNTER USING D-FLIP FLOP
Public
project.name

1:16 DE-MUX using random values (0,4,5,9,11,13,15)

1:16 DE-MUX using random values (0,4,5,9,11,13,15)
Public
project.name

QUESTION-3: 3 BIT UP COUNTER USING J-K FLIP FLOP

QUESTION-3: 3 BIT UP COUNTER USING J-K FLIP FLOP
Public
project.name

Full Subtractor using only nand gates

Full Subtractor using only nand gates
Public
project.name

ASSIGNMENT QUESTION

ASSIGNMENT QUESTION
Public
project.name

QUESTION-3: 3 BIT UP COUNTER USING J-K FLIP FLOP

QUESTION-3: 3 BIT UP COUNTER USING J-K FLIP FLOP
Public
project.name

QUESTION-4: 3 BIT DOWN USING J-K FLIP FLOP

QUESTION-4: 3 BIT DOWN USING J-K FLIP FLOP
Public
project.name

2 BIT UP COUNTER USING D-FLIP FLOP

2 BIT UP COUNTER USING D-FLIP FLOP
Public
project.name

2 BIT UP COUNTER USING JK-FLIP FLOP

2 BIT UP COUNTER USING JK-FLIP FLOP
Public
project.name

2 BIT DOWN COUNTER USING JK-FLIP FLOP

2 BIT DOWN COUNTER USING JK-FLIP FLOP
Public
project.name

2 BIT UP-DOWN COUNTER USING JK-FLIP FLOP

2 BIT UP-DOWN COUNTER USING JK-FLIP FLOP
Public
project.name

4 BIT ASYNCHRONOUS UP COUNTER USING JK-FLIP FLOP

4 BIT ASYNCHRONOUS UP COUNTER USING JK-FLIP FLOP
Public
project.name

4 BIT ASYNCHRONOUS DOWN COUNTER USING JK-FLIP FLOP

4 BIT ASYNCHRONOUS DOWN COUNTER USING JK-FLIP FLOP
Public
project.name

SERIAL IN SERIAL OUT SHIFT REGISTER

SERIAL IN SERIAL OUT SHIFT REGISTER
Public
project.name

SERIAL IN PARALLEL OUT SHIFT REGISTER

SERIAL IN PARALLEL OUT SHIFT REGISTER
Public
project.name

PARALLEL IN PARALLEL OUT SHIFT REGISTER

PARALLEL IN PARALLEL OUT SHIFT REGISTER
Public
project.name
No result image
Aditi Sinha is not a collaborator of any project.