Member since: 1 year
Educational Institution: Not Entered
Country: Not Entered
Untitled 1
Untitled 1snigdha mullick circuits
snigdha mullick circuitsexperiment number 1
experiment number 1HALF SUBTRACTOR USING BASIC GATES
HALF SUBTRACTOR USING BASIC GATESUNTITLED 3
UNTITLED 3HALF SUBTRACTOR USING NAND GATES
HALF SUBTRACTOR USING NAND GATESFULL SUBTRACTOR USING EX-OR AND BASIC AGTES
FULL SUBTRACTOR USING EX-OR AND BASIC AGTESFULL SUBTRACTOR USING NAND GATES ONLY
FULL SUBTRACTOR USING NAND GATES ONLYEXPERIMENT NUMBER 2
EXPERIMENT NUMBER 2HALF ADDER USING EX-OR AND GATES
HALF ADDER USING EX-OR AND GATESHALF ADDER USING NAND GATES
HALF ADDER USING NAND GATESFull Adder using EXOR
Full Adder using EXORexperiment 3-diagrams
experiment 3-diagrams2:1 MUX using basic gates
2:1 MUX using basic gates12-10-2023
12-10-20234:1 MUX
4:1 MUX2:1 MUX
2:1 MUXquestion 1
question 1question 2
question 2question 3
question 3question 4
question 44:2 encoder
4:2 encoder8:3 encoder
8:3 encoderquestion 5
question 5T flip flop
T flip flopD flip flop
D flip flopJK flip flop
JK flip flopUntitled 2
Untitled 2experiment number 1
experiment number 1EXPERIMENT NUMBER2
EXPERIMENT NUMBER2EXPERIMENT NUMBER 2
EXPERIMENT NUMBER 224AUG
24AUG24AUG classwork
24AUG classworkNOT,AND,OR,EX-OR
NOT,AND,OR,EX-ORclasswork
classworkClasswork 17th AUG
Classwork 17th AUG21SEPT
21SEPTHALF ADDER USING NAND GATES
HALF ADDER USING NAND GATES