project.name

Snigdha Mullick

Member since: 1 year

Educational Institution: Not Entered

Country: Not Entered

Untitled 1

Untitled 1
Public
project.name

snigdha mullick circuits

snigdha mullick circuits
Public
project.name

experiment number 1

experiment number 1
Public
project.name

HALF SUBTRACTOR USING BASIC GATES

HALF SUBTRACTOR USING BASIC GATES
Public
project.name

UNTITLED 3

UNTITLED 3
Public
project.name

HALF SUBTRACTOR USING NAND GATES

HALF SUBTRACTOR USING NAND GATES
Public
project.name

FULL SUBTRACTOR USING EX-OR AND BASIC AGTES

FULL SUBTRACTOR USING EX-OR AND BASIC AGTES
Public
project.name

FULL SUBTRACTOR USING NAND GATES ONLY

FULL SUBTRACTOR USING NAND GATES ONLY
Public
project.name

EXPERIMENT NUMBER 2

EXPERIMENT NUMBER 2
Public
project.name

HALF ADDER USING EX-OR AND GATES

HALF ADDER USING EX-OR AND GATES
Public
project.name

HALF ADDER USING NAND GATES

HALF ADDER USING NAND GATES
Public
project.name

Full Adder using EXOR

Full Adder using EXOR
Public
project.name

experiment 3-diagrams

experiment 3-diagrams
Public
project.name

2:1 MUX using basic gates

2:1 MUX using basic gates
Public
project.name

12-10-2023

12-10-2023
Public
project.name

4:1 MUX

4:1 MUX
Public
project.name

2:1 MUX

2:1 MUX
Public
project.name

question 1

question 1
Public
project.name

question 2

question 2
Public
project.name

question 3

question 3
Public
project.name

question 4

question 4
Public
project.name

4:2 encoder

4:2 encoder
Public
project.name

8:3 encoder

8:3 encoder
Public
project.name

question 5

question 5
Public
project.name

T flip flop

T flip flop
Public
project.name

D flip flop

D flip flop
Public
project.name

JK flip flop

JK flip flop
Public
project.name

Untitled 2

Untitled 2
Public
project.name

experiment number 1

experiment number 1
Public
project.name

EXPERIMENT NUMBER2

EXPERIMENT NUMBER2
Public
project.name

EXPERIMENT NUMBER 2

EXPERIMENT NUMBER 2
Public
project.name

24AUG

24AUG
Public
project.name

24AUG classwork

24AUG classwork
Public
project.name

NOT,AND,OR,EX-OR

NOT,AND,OR,EX-OR
Public
project.name

classwork

classwork
Public
project.name

Classwork 17th AUG

Classwork 17th AUG
Public
project.name

21SEPT

21SEPT
Public
project.name

HALF ADDER USING NAND GATES

HALF ADDER USING NAND GATES
Public
project.name
No result image
Snigdha Mullick is not a collaborator of any project.