project.name

jyothi

Member since: 11 months

Educational Institution: Not Entered

Country: Not Entered

4:2 ENCODER

4:2 ENCODER
Public
project.name

PROJECT

PROJECT
Public
project.name

verification of logic gates

verification of logic gates
Public
project.name

HALF SUBTRACTOR USING BASIC GATES

HALF SUBTRACTOR USING BASIC GATES
Public
project.name

HALF SUBTRACTOR USIG EXOR AND BASIC GATES

HALF SUBTRACTOR USIG EXOR AND BASIC GATES
Public
project.name

FULL SUBSTRACTOR USIG EX-OR AND BASIC GATES

FULL SUBSTRACTOR USIG EX-OR AND BASIC GATES
Public
project.name

full subtractor using only NAND gates

full subtractor using only NAND gates
Public
project.name

Untitled

Untitled
Public
project.name

HALF ADDER USING BASICGATES

HALF ADDER USING BASICGATES
Public
project.name

Untitled

Untitled
Public
project.name

FULL ADDER USING EXOR AND BASIC GATES

FULL ADDER USING EXOR AND BASIC GATES
Public
project.name

1:2 mux

1:2 mux
Public
project.name

16:1 MUX

16:1 MUX
Public
project.name

Untitled

Untitled
Public
project.name

2 TO 1 MUX USING BASICGATES

2 TO 1 MUX USING BASICGATES
Public
project.name

Untitled

Untitled
Public
project.name

Untitled

Untitled
Public
project.name

FUNC USING 8:1 MUX

FUNC USING 8:1 MUX
Public
project.name

FUNC OF 4:1 MUX

FUNC OF 4:1 MUX
Public
project.name

4:1 MUX USING BASICGATES

4:1 MUX USING BASICGATES
Public
project.name

3bit upcounter using JK flipflop

3bit upcounter using JK flipflop
Public
project.name

2 BIT UPCOUNTER USING D FF

2 BIT UPCOUNTER USING D FF
Public
project.name

2BIT D FF

2BIT D FF
Public
project.name
No result image
jyothi doesn't have any favourites.
No result image
jyothi is not a collaborator of any project.