project.name

SHALINI SINGH

Member since: 9 months

Educational Institution: Not Entered

Country: India

3 bit up counter

3 bit up counter
Public
project.name

3 BIT UP COUNTER

3 BIT UP COUNTER
Public
project.name

Y=(A+B'+C').(B+C').(A+B)

Y=(A+B'+C').(B+C').(A+B)
Public
project.name

3 bit up counter

3 bit up counter
Public
project.name

3 bit up counter

3 bit up counter
Public
project.name

LAB 3

LAB 3
Public
project.name

LAB 1

LAB 1
Public
project.name

LAB2

LAB2
Public
project.name

Half Subtractor using Nand gates

Half Subtractor using Nand gates
Public
project.name

HALF SUBTRACTOR USING EX-OR AND BASIC GATES

HALF SUBTRACTOR USING EX-OR AND BASIC GATES
Public
project.name

Untitled

Untitled
Public
project.name

1

1
Public
project.name

Untitled

Untitled
Public
project.name

Untitled

Untitled
Public
project.name

Untitled

Untitled
Public
project.name

Untitled

Untitled
Public
project.name

Untitled

Untitled
Public
project.name

Untitled

Untitled
Public
project.name

2-BIT DOWN COUNTER JK

2-BIT DOWN COUNTER JK
Public
project.name
No result image
SHALINI SINGH doesn't have any favourites.
No result image
SHALINI SINGH is not a collaborator of any project.