project.name

SRISHTI MISHRA

Member since: 1 year

Educational Institution: Not Entered

Country: Not Entered

Untitled

Untitled
Public
project.name

LOGIC GATES

LOGIC GATES
Public
project.name

8:3 encoder

8:3 encoder
Public
project.name

4 bit asynchronous up counter using jk flip flop

4 bit asynchronous up counter using jk flip flop
Public
project.name

serial in serial out

serial in serial out
Public
project.name

LOGIC GATE

LOGIC GATE
Public
project.name

LOGIC GATES

LOGIC GATES
Public
project.name

Untitled

Untitled
Public
project.name

EXP 1

EXP 1
Public
project.name

Verification of LOGIC GATES.

Verification of LOGIC GATES.
Public
project.name

VERIFICATION OF LOGIC GATES

VERIFICATION OF LOGIC GATES
Public
project.name

parallel in parallel out

parallel in parallel out
Public
project.name

HALF SUBTRACTOR USING BASIC GATES

HALF SUBTRACTOR USING BASIC GATES
Public
project.name

HALF SUBTRACTOR USING EX-OR AND GATES

HALF SUBTRACTOR USING EX-OR AND GATES
Public
project.name

EXPERIMENTS 3

EXPERIMENTS 3
Public
project.name

HALF SUBTRACTOR USING NAND GATES ONLY

HALF SUBTRACTOR USING NAND GATES ONLY
Public
project.name

FULL SUBTRACTOR USING EXOR AND BASIC GATES

FULL SUBTRACTOR USING EXOR AND BASIC GATES
Public
project.name

FULL SUBTRACTOR USING ONLY NAND GATES

FULL SUBTRACTOR USING ONLY NAND GATES
Public
project.name

1:8 QUESTION

1:8 QUESTION
Public
project.name

HALF ADDER USING BASIC GATES

HALF ADDER USING BASIC GATES
Public
project.name

HALF ADDER USING EX-OR AND GATES

HALF ADDER USING EX-OR AND GATES
Public
project.name

Untitled

Untitled
Public
project.name

Untitled

Untitled
Public
project.name

FULL ADDER USING EXOR AND BASIC GATES

FULL ADDER USING EXOR AND BASIC GATES
Public
project.name

assignment ece

assignment ece
Public
project.name

HALF ADDER USING BASIC GATES

HALF ADDER USING BASIC GATES
Public
project.name

1:2 DE MUX

1:2 DE MUX
Public
project.name

Untitled

Untitled
Public
project.name

QUESTION USING 1:8 DE MUX

QUESTION USING 1:8 DE MUX
Public
project.name

1:16 DE MUX QUESTION

1:16 DE MUX QUESTION
Public
project.name

FULL ADDER USING NAND GATES ONLY

FULL ADDER USING NAND GATES ONLY
Public
project.name

2 BIT UPCOUNTER USING D FF

2 BIT UPCOUNTER USING D FF
Public
project.name

2 BIT DOWNCOUNTER USING JK FF

2 BIT DOWNCOUNTER USING JK FF
Public
project.name

2:1 MUX USING BASIC GATES

2:1 MUX USING BASIC GATES
Public
project.name

2:1 MUX

2:1 MUX
Public
project.name

4:1 MUX USING BASIC GATES

4:1 MUX USING BASIC GATES
Public
project.name

question 1

question 1
Public
project.name

question 1.

question 1.
Public
project.name

4:1 MUX

4:1 MUX
Public
project.name

Untitled

Untitled
Public
project.name

2 BIT UPCOUNTER USING D FF

2 BIT UPCOUNTER USING D FF
Public
project.name

3 BIT UPCOUNTER USING JK FF

3 BIT UPCOUNTER USING JK FF
Public
project.name

Untitled

Untitled
Public
project.name

4 bit asynchronous down counter using jk flip flop

4 bit asynchronous down counter using jk flip flop
Public
project.name

2 BIT UPCOUNTER USING T FF

2 BIT UPCOUNTER USING T FF
Public
project.name

Untitled

Untitled
Public
project.name

QUESTION USING JK FLIP FLOP

QUESTION USING JK FLIP FLOP
Public
project.name

Untitled

Untitled
Public
project.name

ECE ASSIGNMENT TO BE VERIFY

ECE ASSIGNMENT TO BE VERIFY
Public
project.name

QUESTION USING JK FLIP FLOP

QUESTION USING JK FLIP FLOP
Public
project.name

serial in parallel out

serial in parallel out
Public
project.name
No result image
SRISHTI MISHRA doesn't have any favourites.
No result image
SRISHTI MISHRA is not a collaborator of any project.