project.name

Harsh Vardhan Pandey

Member since: 1 year

Educational Institution: Jain University

Country: India

1 bit comparator

1 bit comparator
Public
project.name

2 bit comparator using basic gates

2 bit comparator using basic gates
Public
project.name

ASYNCHRONOUS COUNTER USING JK FLIP FLOP

ASYNCHRONOUS COUNTER USING JK FLIP FLOP
Public
project.name

SR,JK,T,F FLIP FLOP Using NAND and NOR Gate

SR,JK,T,F FLIP FLOP Using NAND and NOR Gate
Public
project.name

SYNCHRONOUS COUNTER

SYNCHRONOUS COUNTER
Public
project.name

Sequence generator

Sequence generator
Public
project.name

Half Subtractor

Half Subtractor
Public
project.name

4x1 Multiplexer & 1x4 Demultiplexer

4x1 Multiplexer & 1x4 Demultiplexer
Public
project.name

SOP,POS, HALF & FULL SUBTRACTOR

SOP,POS, HALF & FULL SUBTRACTOR
Public
project.name

Module 2 Assignment For Day 1

Module 2 Assignment For Day 1
Public
project.name

Ring and Johnson Counter

Ring and Johnson Counter
Public
project.name

Analysis and Synthesis of Multi-bit Sequential Circuits using Shift Registers.

Analysis and Synthesis of Multi-bit Sequential Circuits using Shift Registers.
Public
project.name

Verfication of Truth Table for AND, OR, NOR, NAND, NOR, X-OR, X-NOR

Verfication of Truth Table for AND, OR, NOR, NAND, NOR, X-OR, X-NOR
Public
project.name

Verfication of Truth Table for AND, OR, NOR, NAND, NOR, X-OR, X-NOR

Verfication of Truth Table for AND, OR, NOR, NAND, NOR, X-OR, X-NOR
Public
project.name
No result image
Harsh Vardhan Pandey is not a collaborator of any project.