project.name

Darpan Adhikari

Member since: 12 months

Educational Institution: Not Entered

Country: Not Entered

Serial Input Serial Output (SISO),Serial Input Parallel Output (SIPO)

Serial Input Serial Output (SISO),Serial Input Parallel Output (SIPO)
Public
project.name

trial

trial
Public
project.name

Parallel in serial out

Parallel in serial out
Public
project.name

Full adder using half adder

Full adder using half adder
Public
project.name

Full adder using Decoder

Full adder using Decoder
Public
project.name

8-bit computer simplified v2

8-bit computer simplified v2
Public
project.name

4 Bit Binary Parallel adder

4 Bit Binary Parallel adder
Public
project.name

Master Slave JK flip-flop using Nand gates

Master Slave JK flip-flop using Nand gates
Public
project.name

Synchronous BCD counter to Seven Segment Display

Synchronous BCD counter to Seven Segment Display
Public
project.name
No result image
Darpan Adhikari doesn't have any favourites.
No result image
Darpan Adhikari is not a collaborator of any project.