project.name

Darpan Adhikari

Member since: 6 months

Educational Institution: Not Entered

Country: Not Entered

Serial Input Serial Output (SISO),Serial Input Parallel Output (SIPO)

Serial Input Serial Output (SISO),Serial Input Parallel Output (SIPO)
Public
Serial Input Serial Output (SISO),Serial Input Parallel Output (SIPO)

trial

trial
Public
trial

Parallel in serial out

Parallel in serial out
Public
Parallel in serial out

Master Slave JK flip-flop using Nand gates

Master Slave JK flip-flop using Nand gates
Public
Master Slave JK flip-flop using Nand gates

Synchronous BCD counter to Seven Segment Display

Synchronous BCD counter to Seven Segment Display
Public
Synchronous BCD counter to Seven Segment Display

Full adder using half adder

Full adder using half adder
Public
Full adder using half adder

Full adder using Decoder

Full adder using Decoder
Public
Full adder using Decoder

4 Bit Binary Parallel adder

4 Bit Binary Parallel adder
Public
4 Bit Binary Parallel adder

8-bit computer simplified v2

8-bit computer simplified v2
Public
8-bit computer simplified v2
No result image
Darpan Adhikari doesn't have any favourites.
No result image
Darpan Adhikari is not a collaborator of any project.