project.name

ojas

Member since: 1 year

Educational Institution: Not Entered

Country: Not Entered

Project 2

Project 2
Public
project.name

Registers

Registers
Public
project.name

SISO Registers

SISO Registers
Public
project.name

SIPO Register

SIPO Register
Public
project.name

SR To JK Flip Flop Conversion

SR To JK Flip Flop Conversion
Public
project.name

JK to T flip-flop

JK to T flip-flop
Public
project.name

JK to SR flip flop

JK to SR flip flop
Public
project.name

SR to JK flipflop

SR to JK flipflop
Public
project.name

Parallel Adder/Subtractor

Parallel Adder/Subtractor
Public
project.name

Clocked SR Flip Flop

Clocked SR Flip Flop
Public
project.name

Registers

Registers
Public
project.name

3 input majority circuit using decoder

3 input majority circuit using decoder
Public
project.name

MAJORITY CIRCUIT

MAJORITY CIRCUIT
Public
project.name

MAJORITY CIRCUIT

MAJORITY CIRCUIT
Public
project.name

21BKT0062-CAT1-Q4

21BKT0062-CAT1-Q4
Public
project.name

SR To JK Flip Flop Conversion

SR To JK Flip Flop Conversion
Public
project.name

JK To D Flip Flop Conversion

JK To D Flip Flop Conversion
Public
project.name

3 input majority circuit using 4X1 MUX

3 input majority circuit using 4X1 MUX
Public
project.name

2 bit comparator using basic gates

2 bit comparator using basic gates
Public
project.name
No result image
ojas doesn't have any favourites.
No result image
ojas is not a collaborator of any project.