Member since: 1 year
Educational Institution: Not Entered
Country: Not Entered
Project 2
Project 2Registers
RegistersSISO Registers
SISO RegistersSIPO Register
SIPO RegisterSR To JK Flip Flop Conversion
SR To JK Flip Flop ConversionJK to T flip-flop
JK to T flip-flopJK to SR flip flop
JK to SR flip flopSR to JK flipflop
SR to JK flipflopParallel Adder/Subtractor
Parallel Adder/SubtractorClocked SR Flip Flop
Clocked SR Flip FlopRegisters
Registers3 input majority circuit using decoder
3 input majority circuit using decoderMAJORITY CIRCUIT
MAJORITY CIRCUITMAJORITY CIRCUIT
MAJORITY CIRCUIT21BKT0062-CAT1-Q4
21BKT0062-CAT1-Q4SR To JK Flip Flop Conversion
SR To JK Flip Flop ConversionJK To D Flip Flop Conversion
JK To D Flip Flop Conversion3 input majority circuit using 4X1 MUX
3 input majority circuit using 4X1 MUX2 bit comparator using basic gates
2 bit comparator using basic gates