project.name

antonio ramirez

Member since: 4 years

Educational Institution: Not Entered

Country: Not Entered

Memoria de 4 palabras cada una de 3 bits.

Memoria de 4 palabras cada una de 3 bits.
Public
project.name

UAL

UAL
Public
project.name

Restador

Restador
Public
project.name

Resistro 1 palabra

Resistro 1 palabra
Public
project.name

Unidad Aritmetica

Unidad Aritmetica
Public
project.name

Sumador Completo

Sumador Completo
Public
project.name

Biestable tipo JK

Biestable tipo JK
Public
project.name

Sumador 4 bits

Sumador 4 bits
Public
project.name

Memoria de 4 Palabras

Memoria de 4 Palabras
Public
project.name

Multiplexor 2 a 1

Multiplexor 2 a 1
Public
project.name

Demultiplexor de 1 a 8

Demultiplexor de 1 a 8
Public
project.name

Multiplexor 2 a 1 - Simplificado

Multiplexor 2 a 1 - Simplificado
Public
project.name

Multiplexor 8 a 1

Multiplexor 8 a 1
Public
project.name

Demultiplexor 1 a 4

Demultiplexor 1 a 4
Public
project.name

Demultiplexor 1 a 2

Demultiplexor 1 a 2
Public
project.name

Seven-Segment_Display

Seven-Segment_Display
Public
project.name

Unidad Logica

Unidad Logica
Public
project.name

Unidad Aritmetica

Unidad Aritmetica
Public
project.name

Biestable RS

Biestable RS
Public
project.name

Biestable RS con Reloj

Biestable RS con Reloj
Public
project.name

Biestable D con Reloj

Biestable D con Reloj
Public
project.name

Flip-Flop D

Flip-Flop D
Public
project.name

Biestable SR maestro-esclavo

Biestable SR maestro-esclavo
Public
project.name

Biestable tipo JK

Biestable tipo JK
Public
project.name

Latch D

Latch D
Public
project.name

Untitled

Untitled
Public
project.name

Memoria 3 Bits - Flip Flop D

Memoria 3 Bits - Flip Flop D
Public
project.name

Contador programable

Contador programable
Public
project.name

CPU

CPU
Public
project.name

Untitled

Untitled
Public
project.name

Contador Ascendente y Descendete

Contador Ascendente y Descendete
Public
project.name

Multiplexor 4 a 1

Multiplexor 4 a 1
Public
project.name

Demultiplexor 1 a 4 - Diseño Modular

Demultiplexor 1 a 4 - Diseño Modular
Public
project.name

Biestable D (Retardado)

Biestable D (Retardado)
Public
project.name

Biestable SR sincrónico con entradas asincrónicas Cl y Pr

Biestable SR sincrónico con entradas asincrónicas Cl y Pr
Public
project.name

sumador de 4 bits

sumador de 4 bits
Public
project.name

Asynchronous Counter

Asynchronous Counter
Public
project.name

Display Sete Segmentos

Display Sete Segmentos
Public
project.name

Seven-Segment_Display

Seven-Segment_Display
Public
project.name
No result image
antonio ramirez is not a collaborator of any project.