project.name

Ayushi Singh

Member since: 2 years

Educational Institution: KIET GROUP OF INSITUTION

Country: India

Untitled

Untitled
Public
project.name

AND GATE

AND GATE
Public
project.name

XNOR GATE

XNOR GATE
Public
project.name

Half adder

Half adder
Public
project.name

8 to 3 line encoder

8 to 3 line encoder
Public
project.name

3 bit paralle adder/subtactor

3 bit paralle adder/subtactor
Public
project.name

3 bit paralle adder/subtactor

3 bit paralle adder/subtactor
Public
project.name

2 bit arithmetic circuit

2 bit arithmetic circuit
Public
project.name

half adder

half adder
Public
project.name

NAND TO OR,AND,NOT

NAND TO OR,AND,NOT
Public
project.name

lab 1

lab 1
Public
project.name

D flip flop

D flip flop
Public
project.name

D flip flop

D flip flop
Public
project.name

lab 1

lab 1
Public
project.name

lab 1

lab 1
Public
project.name

LAB-1 OR GATE

LAB-1 OR GATE
Public
project.name

LAB -1 XOR GATE

LAB -1 XOR GATE
Public
project.name

2*2 binary multiplier

2*2 binary multiplier
Public
project.name

2*2 binary multiplier

2*2 binary multiplier
Public
project.name

3 bit carry look ahead

3 bit carry look ahead
Public
project.name

3 bit carry look ahead

3 bit carry look ahead
Public
project.name

4 to 2 line and 3 to 8 encoder

4 to 2 line and 3 to 8 encoder
Public
project.name

4 to 2 line and 3 to 8 encoder

4 to 2 line and 3 to 8 encoder
Public
project.name

3 to 8 decoder

3 to 8 decoder
Public
project.name

XOR GATE

XOR GATE
Public
project.name

1x4 DEMUX using Basic Gates

1x4 DEMUX using Basic Gates
Public
project.name

NOT GATE

NOT GATE
Public
project.name

Full Adder

Full Adder
Public
project.name

4X1 MUX

4X1 MUX
Public
project.name

OR GATE

OR GATE
Public
project.name

NOR GATE

NOR GATE
Public
project.name

NAND GATE

NAND GATE
Public
project.name

MUX

MUX
Public
project.name

Half Subtractor

Half Subtractor
Public
project.name

Full adder

Full adder
Public
project.name

Full adder

Full adder
Public
project.name

1x4 DEMUX using Basic Gates

1x4 DEMUX using Basic Gates
Public
project.name

1x4 DEMUX using Basic Gates

1x4 DEMUX using Basic Gates
Public
project.name

2 bit arithmetic circuit

2 bit arithmetic circuit
Public
project.name

half adder

half adder
Public
project.name

half adder

half adder
Public
project.name

NAND TO OR,AND,NOT

NAND TO OR,AND,NOT
Public
project.name

LAB-1 AND GATE

LAB-1 AND GATE
Public
project.name

LAB-1 AND GATE

LAB-1 AND GATE
Public
project.name

8 to 3 line encoder

8 to 3 line encoder
Public
project.name

2 to 4 and 3 to 8 decoder

2 to 4 and 3 to 8 decoder
Public
project.name

2 to 4 and 3 to 8 decoder

2 to 4 and 3 to 8 decoder
Public
project.name

3 to 8 decoder

3 to 8 decoder
Public
project.name

lab 1

lab 1
Public
project.name

Parallel look carry ahead

Parallel look carry ahead
Public
project.name

1x4 DEMUX using Basic Gates

1x4 DEMUX using Basic Gates
Public
project.name
No result image
Ayushi Singh doesn't have any favourites.
No result image
Ayushi Singh is not a collaborator of any project.