1.3.3 Pt.2

Untitled

4/27

1.3.2 Sequential Logic

Fireplace pt. 2

Final Circuit

Date of Birth progect

2.1 Majority Vote Project Pt. 3

Design Process Exam Pt:2

Semester 1 Exam pt. 3

0-19 Counter

Seven Segment Display

NAND

3-Bit Binary-Down Counter

Semester 2 exam Part 1: Performance Document A

3.2.1 Asynchronous counter

3.3.1 Synchronous Counter

0-5 Synchronous Up Counter

D Flip-Flop

J/K Flip-Flop

3.1.2 Flip-Flop Applications

0-7 Synchronous Down Counter

3.2.2 Asynchronous Modulus Counters

334 Now Serving Display

3.3.2 MSI Synchronous Counter (74LS163)

131 Combinational Logic

Actual Buzzer Output

NOR

1.3.2 Sequential Logic

1.3.3 Dice Roller Pt.1

2.1 Majotity Vote Project Pt.2

1.3.3

2.1 Majority Vote Project Pt3

Question 1 and 2 from 2.1.5 Procedure