Member since: 2 years
Educational Institution: Not Entered
Country: Not Entered
1.3.3
1.3.31.3.3 Pt.2
1.3.3 Pt.2Untitled
Untitled1.3.3
1.3.34/27
4/271.3.2 Sequential Logic
1.3.2 Sequential LogicFireplace pt. 2
Fireplace pt. 22.1 Majority Vote Project Pt2
2.1 Majority Vote Project Pt2Final Circuit
Final CircuitDate of Birth progect
Date of Birth progect2.1 Majority Vote Project Pt. 3
2.1 Majority Vote Project Pt. 3Design Process Exam Pt:2
Design Process Exam Pt:2Semester 1 Exam pt. 3
Semester 1 Exam pt. 30-19 Counter
0-19 CounterSeven Segment Display
Seven Segment DisplayNAND
NAND3-Bit Binary-Down Counter
3-Bit Binary-Down CounterSemester 2 exam Part 1: Performance Document A
Semester 2 exam Part 1: Performance Document A3.2.1 Asynchronous counter
3.2.1 Asynchronous counter3.3.1 Synchronous Counter
3.3.1 Synchronous Counter0-5 Synchronous Up Counter
0-5 Synchronous Up CounterD Flip-Flop
D Flip-FlopJ/K Flip-Flop
J/K Flip-Flop3.1.2 Flip-Flop Applications
3.1.2 Flip-Flop Applications0-7 Synchronous Down Counter
0-7 Synchronous Down Counter3.2.2 Asynchronous Modulus Counters
3.2.2 Asynchronous Modulus Counters334 Now Serving Display
334 Now Serving DisplayNOR
NOR3.3.2 MSI Synchronous Counter (74LS163)
3.3.2 MSI Synchronous Counter (74LS163)