Member since: 4 years
Educational Institution: Not Entered
Country: Not Entered
Test Project
Test ProjectD series
D series1. 3 bit synchronous down counter from 6 to 3 using JK flipflops
1. 3 bit synchronous down counter from 6 to 3 using JK flipflops3 bit synchronous down counter from 6 to 3 using JK flipflops
3 bit synchronous down counter from 6 to 3 using JK flipflops2. 4 bit synchronous up counter from 3 to 14 using JK flipflops, with two SPDT switches, one for pausing the count, and the other for reseting and stopping the counter to the number 3.
2. 4 bit synchronous up counter from 3 to 14 using JK flipflops, with two SPDT switches, one for pausing the count, and the other for reseting and stopping the counter to the number 3.