project.name

Satyam Aditya

Member since: 2 years

Educational Institution: Not Entered

Country: Not Entered

Flip Flop

Flip Flop
Public
project.name

Untitled

Untitled
Public
project.name

half adder using universal logic gates

half adder using universal logic gates
Public
project.name

half adder using basic gates

half adder using basic gates
Public
project.name

half adder using universal logic gates

half adder using universal logic gates
Public
project.name

Full adder using basic gate

Full adder using basic gate
Public
project.name

Full adder using basic gate

Full adder using basic gate
Public
project.name

Full Adder using Universal Gate

Full Adder using Universal Gate
Public
project.name

full adder using two half adder circuit

full adder using two half adder circuit
Public
project.name

4 Bit ALU

4 Bit ALU
Public
project.name

LOGIC GATES USING UNIVERSAL GATES NAND AND NOR

LOGIC GATES USING UNIVERSAL GATES NAND AND NOR
Public
project.name

8X1 MULTIPLEXER

8X1 MULTIPLEXER
Public
project.name

3 to 8 line decoder

3 to 8 line decoder
Public
project.name

Verify the excitation tables of various FLIP-FLOPS.

Verify the excitation tables of various FLIP-FLOPS.
Public
project.name

half adder using basic gates

half adder using basic gates
Public
project.name

3 to 8 line decoder

3 to 8 line decoder
Public
project.name

D flip-flop

D flip-flop
Public
project.name

4x1 Multiplexer

4x1 Multiplexer
Public
project.name

4 Bit ALU

4 Bit ALU
Public
project.name

3 to 8 line decoder

3 to 8 line decoder
Public
project.name

one stage logic circuit

one stage logic circuit
Public
project.name
No result image
Satyam Aditya doesn't have any favourites.

Flip Flop

Flip Flop
Public
project.name