Member since: 2 years
Educational Institution: Not Entered
Country: Not Entered
Latches Flip Flop
Latches Flip FlopGi
Gi4x1 mux
4x1 mux4x1 mux
4x1 mux4*1 Multiplexer
4*1 Multiplexer4-bit shift register with parellel load compression (lab 12)
4-bit shift register with parellel load compression (lab 12)4 Bit Paraller Adder and Subtractor
4 Bit Paraller Adder and Subtractor4-Bit Parallel Adder-Subtractor
4-Bit Parallel Adder-SubtractorUntitled
UntitledHalf Adder
Half AdderGray To Binary
Gray To BinaryBinary To Gray
Binary To Gray4 - Bit Arithmetic Unit
4 - Bit Arithmetic UnitDECODER
DECODERUntitled
Untitledarithmetic
arithmetic4 Bit Adder
4 Bit AdderSR Flip Flop
SR Flip FlopD Flip Flop
D Flip FlopJK Fip Flop
JK Fip FlopUntitled
UntitledFlip Flop
Flip FlopJK Master Slave FlipFlop
JK Master Slave FlipFlop(Master Slave JK Flip Flop)
(Master Slave JK Flip Flop)Datapath
Datapath4-bit shift register with parellel load compression (lab 12)
4-bit shift register with parellel load compression (lab 12)4 BIT ALU
4 BIT ALUDesign the data path of a computer from its register transfer language description
Design the data path of a computer from its register transfer language descriptionDesign the data path of a computer from its register transfer language description
Design the data path of a computer from its register transfer language descriptionTemp
TempDesign the data path of a computer from its register transfer language description
Design the data path of a computer from its register transfer language description4x1 Multiplexer
4x1 Multiplexer