Member since: 2 years
Educational Institution: Not Entered
Country: Not Entered
PROJECT 5(3:8 DECODER)
PROJECT 5(3:8 DECODER)PRACTICAL 6A(4 BIT INPUT OUTPUT WITH 4 BIT REGISTER)
PRACTICAL 6A(4 BIT INPUT OUTPUT WITH 4 BIT REGISTER)PRACTICAL 6A(4 BIT INPUT OUTPUT WITH 4 BIT REGISTER)
PRACTICAL 6A(4 BIT INPUT OUTPUT WITH 4 BIT REGISTER)PRACTICAL 0
PRACTICAL 0PROJECT 1;Implementation of full adder and half adder
PROJECT 1;Implementation of full adder and half adderPRACTICAL 0
PRACTICAL 0PROJECT 1;Implementation of full adder and half adder
PROJECT 1;Implementation of full adder and half addermultiplexer 4:1
multiplexer 4:1multiplexer 4*1
multiplexer 4*1PRACTICAL-3B
PRACTICAL-3BPRACTICAL 3.A
PRACTICAL 3.APROJECT 5(3:8 DECODER)
PROJECT 5(3:8 DECODER)sr flip flop
sr flip floppROJECT 7(FLIP FLOPS)
pROJECT 7(FLIP FLOPS)PROJECT 4(8 BIT ALU)
PROJECT 4(8 BIT ALU)PROJECT 4(8 BIT ALU)
PROJECT 4(8 BIT ALU)PROJECT 4(8 BIT ALU)
PROJECT 4(8 BIT ALU)