project.name

satwik gautam

Member since: 1 year

Educational Institution: kiet group of institutions(AKTU)

Country: India

1X4 DEMULTIPLEXER

1X4 DEMULTIPLEXER
Public
project.name

Full-Subtractor

Full-Subtractor
Public
project.name

3:8 Decoder

3:8 Decoder
Public
project.name

Half-Adder

Half-Adder
Public
project.name

1 bit full adder

1 bit full adder
Public
project.name

PBL-COA(Experiment 8)

PBL-COA(Experiment 8)
Public
project.name

4*1 multiplexer

4*1 multiplexer
Public
project.name

8X1 DEMULTIPLEXUR

8X1 DEMULTIPLEXUR
Public
project.name

Untitled

Untitled
Public
project.name

EXTERNAL PRACTICAL

EXTERNAL PRACTICAL
Public
project.name

exp 1-LOGIC OR GATE

exp 1-LOGIC OR GATE
Public
project.name

exp 1-LOGIC AND GATE

exp 1-LOGIC AND GATE
Public
project.name

2x4 decoder

2x4 decoder
Public
project.name

3 bits carry look ahead adder

3 bits carry look ahead adder
Public
project.name

Exp_6:Implement a 2x2 Binary Multiplier.

Exp_6:Implement a 2x2 Binary Multiplier.
Public
project.name

D flip-flop

D flip-flop
Public
project.name

SR Flip Flop

SR Flip Flop
Public
project.name

Implement 3-bit parallel Binary Adder/Subtractor

Implement 3-bit parallel Binary Adder/Subtractor
Public
project.name

half subtractor

half subtractor
Public
project.name

4x16 decoder

4x16 decoder
Public
project.name

D flip-flop

D flip-flop
Public
project.name

SR Flip Flop

SR Flip Flop
Public
project.name

8 X 1 MULTIPLEXER

8 X 1 MULTIPLEXER
Public
project.name
No result image
satwik gautam doesn't have any favourites.

verify the characterstiucs/state tablets of SR and D FLIP FLOPS using NAND gates

verify the characterstiucs/state tablets of SR and D FLIP FLOPS using NAND gates
Public
project.name